You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
3.1i CPLD TAEngine - Fails to expand wild cards [*] when processing timing constraints
Keywords: CPLD, bus expansion, timing, TAEngine
Wild cards are not expanded properly when processing timing constraints.
This results in timing constraints that are denoted as N/A in the Post-Layout