AR# 9702

FPGA Express 3.3 - Can attributes be added to signal/nets in HDL code?

描述

Keywords: Attributes, signals, HDL, nets

Urgency: Standard

General Description:
Can attributes be placed on nets/signal in HDL code?

解决方案

VHDL:

Attributes can be placed on components only.

Verilog:

Attributes can be placed on ports and modules.

See (Xilinx Solution 4392) for information on passing attributes.
AR# 9702
日期 08/11/2003
状态 Archive
Type 综合文章