UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9744

5.1i XST - "ERROR:Xst:785 - file_name.vhd (Line #). Type must be constraint for this object: 'port_name'."

Description

Keywords: vector, constrained, unconstrained, std_logic_vector, VHDL, 3.1i

Urgency: Standard

General Description:
I have an unconstrained vector in VHDL (port_name : in std_logic_vector), and I am seeing the following error message:

"ERROR:Xst:785 - file_name.vhd (Line #). Type must be constraint for this object: 'port_name'."

解决方案

Unconstrained vectors in VHDL are not currently supported in XST.

This problem is fixed in version 5.1i of the software.
AR# 9744
创建日期 08/31/2007
Last Updated 10/20/2005
状态 Archive
Type 综合文章