UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9762

Virtex/-E/-II/-II Pro, Spartan-II/-IIE - Can HSTL signals be operated at VCCO = 1.8V?

Description

The HSTL (High-Speed Transceiver Logic) I/O standard, which consists of four separate classes, typically operates at 1.5V. Alternatively, it is often operated at 1.8V.

Do Xilinx devices support 1.8V HSTL operation?

解决方案

Xilinx support for 1.8V HSTL is outlined in the following white paper:

http://www.xilinx.com/support/documentation/white_papers/wp156.pdf

Please refer to the Xilinx Libraries Guide for information about available software primitives for 1.5V and 1.8V HSTL buffers (only Virtex-II offers separate primitives):

http://support.xilinx.com/support/sw_manuals/xilinx4/

Both 1.5V and 1.8V HSTL can be modeled using the HSTL1, HSTL2, HSTL3, and HSTL4 IBIS models (only Virtex-II supports HSTL2). The models are available for download at:

http://support.xilinx.com/support/sw_ibis.htm.

SPICE models are available for download at:

http://support.xilinx.com/support/software/spice/spice-request.htm

For more information about the HSTL standard, please see the standard specification at:

http://www.jedec.org.

AR# 9762
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章