UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9814

3.1i XST - ERROR: (VLG__5002). <path>\<file_name> Line ##. Continuous assignment lval '<bus_name>' not a net

Description

Keywords: Verilog, continuous, bus, bit, bit-wise, wise

Urgency: Standard

General Description:
The Verilog construct:

assign net_name = & ~bus_name;

may produce the following error if you try to perform a bit-wise operation on a negated bus:

ERROR: (VLG__5002). <path>\<file_name> Line ##. Continuous assignment lval '<bus_name>' not a net

解决方案

The above Verilog construct is legal.

To work around the problem, add parentheses around the bus name (including the negation operator).

assign net_name = & (~bus_name);

NOTE: This problem is fixed in the 4.1i software release.
AR# 9814
创建日期 07/31/2000
Last Updated 08/20/2002
状态 Archive
Type 综合文章