UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 982

Error 1140: the design contains X unresolved references

Description

XACT8000 returns the following errors when ran on an hierarchical .edif
file created by Exemplar:

Error 1140: the design contains 4 unresolved references:
LIST the sub-modules,

Error 1500: read: file 'toplevel.edif' doesn't contain a valid
design.

解决方案

When Exemplar compiles the VHDL code it names all of the
sub-modules in UPPERCASE, but the default naming convention
of files is lowercase. When XACT8000 can't find a sub-module
in the original EDIF file (toplevel.edif), it searchs in the local
directory and then along a variable called EDIF_SEARCH_PATH
to try to find SUBMODULES.edif.

The way to solve this is to change your output file name in
Galileo to UPPERCASE.edif or to move the lowercase.edif files
to UPPERCASE.edif so that XACT8000 can recognize them.

AR# 982
创建日期 05/01/1996
Last Updated 05/01/1996
状态 Archive
Type 综合文章