We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 983

8.1i CPLD, CPLDFit - How do I adjust the slew rate for outputs?


How do I adjust the slew rate for output signals?


The software default is to set all outputs to a FAST slew rate, but you can adjust this default in the fitter options. For individual control of output pins, you can specify the information in the User Constraints File (UCF) or by means of the Assign Package Pins process in ISE.

Example for UCF syntax:

NET mydataout FAST;

NET mydataout2 SLOW;

where "mydataout" or "mydataout2" are top-level ports in your design.

By default, all output slew rates are set to FAST, which corresponds to the Tout specification in the data sheet. If you designate an output as SLOW, you must add the Tslew delay to Tout.

Alternatively, in ABEL you can use:

XILINX PROPERTY 'FAST|SLOW [optional signal list]';

AR# 983
日期 12/15/2012
状态 Active
Type 综合文章