UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9836

3.1i XST - XST is not rewriting the EDIF netlists during incremental synthesis

Description

Keywords: incremental, synthesis, EDIF, update, modular, design

Urgency: Standard

General Description:
When running XST with the incremental synthesis option selected, the EDIF files do
not get rewritten when a functional change is made to the HDL.

解决方案

The workaround is to delete the EDIF file that belongs to the corresponding HDL
code. This problem will be fixed in a future version of the software.
AR# 9836
创建日期 08/02/2000
Last Updated 08/20/2002
状态 Archive
Type 综合文章