We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9896

3.1i XC4000XL FPGA Editor - Placer is not correctly invoked during "Coarse Placement".


Keywords: FPGA_EDITOR, coarse, placement, placer, unplaced

Urgency: Standard

Description: When running the placer from within FPGA_EDITOR
(Tools-->Place-->Auto Place All-->Coarse Placement) the placer is
not correctly invoked and no action occurs. If the user tries to
continue to the routing phase, the following error will be encountered:

#ERROR:Route:10 - There are no connections to route. If this is
incorrect, please check the mapper report file (.mrp) to verify why
any specific net or component may have been trimmed out of the
design. Halted route status: 43 of 109 nets are fully routed.


The work around is to use the "Specify Level" option rather than
Coarse Placement.

This problem is scheduled to be fixed in the first major release
following version 3.1i.
AR# 9896
日期 08/19/2002
状态 Archive
Type 综合文章