UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9918

3.1i Floorplanner - When I constrain TBUFs, illegal UCF syntax is created

Description

Keywords: Floorplanner, 3.1i, TBUF, UCF, 0

Urgency: Standard

General Description:
When I constrain TBUFs in the UCF flow, the written UCF file contains illegal syntax similar to the following:

INST "USER_APP/MemoryControl/PCIDataDMA/dataout[0]" LOC = "TBUF_R14C7.";

解决方案

To work around this problem, add an "0" to the LOC suffix.

This issue was fixed in the 4.1i software.
AR# 9918
创建日期 09/01/2007
Last Updated 11/24/2002
状态 Archive
Type ??????