We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 993

Config-JTAG/BSCAN - Does the PROG_B reset TAP state affect the JTAP operations of the device?


For some devices, a pulse on the PROG pin resets the TAP controller. The TAP controller is used in JTAG and Boundary Scan operations as per the IEEE 1149.1 specification.


The effect that the PROG pin has on the TAP controller is device dependent. Here is a list of devices in which a pulse of the PROG pin does not have any effect on the TAP controller:

  • UltraScale/UltraScale+
  • 7 Series
  • Virtex-6
  • Virtex-5
  • Virtex-II/-Pro
  • Spartan-6
  • Spartan-3/-E/-A

The devices that reset the TAP controller when the PROG pin is pulsed are listed below. For these devices, the chain should be re-aligned to TLR after the PROG pin has been pulsed. 

If a delay in configuration is required, the INIT pin should be held Low as opposed to resetting the TAP controller.

  • Virtex-4
  • Virtex/-E
  • Spartan-II/-E

For the XC4K/XC5K/Spartan/-XL families, the TAP controller is also reset. The following Boundary Scan instructions are still available with the PROG_B pin held Low:

  • Sample/Preload
  • Bypass


文件名 文件大小 File Type
xdc_io_templates_test_design_vivado.zip 27 KB ZIP
ucf_io_templates_test_design_ise.zip 50 KB ZIP
AR# 993
日期 07/01/2016
状态 Active
Type 综合文章
器件 More Less