UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9990

3.1i Virtex Map - In FPGA Express designs, I'm having problems getting I/O registers to pack in IOBs.

Description

Keywords: Express, Flop, Register, I/O, IOB, Pack

Urgency: Standard

Problem Description: Cases have been seen where netlists from
FPGA Express contain IOB=False attributes unbeknownst to the
user. These attributes take precedence over the general map option
to pack registers into IOBs (-pr b).

This attribute setting is the default behavior of Express version 3.4.
It can be changed in the Express constraints editor, under the
"Use I/O Reg" column.

解决方案

The 2nd quarterly update to 3.1i, which will also be known as
Service Pack Six, will contain an upgrade to Express 3.5. This
upgrade defaults to a value of "NONE", meaning that no IOB
attribute will be passed to the netlist by default.

The attribute can be overridden in the UCF file using the
following syntax on the register instance name:

INST "inst_name" IOB = TRUE ;
AR# 9990
创建日期 08/23/2000
Last Updated 08/19/2002
状态 Archive
Type 综合文章