



XAPP622 (v1.7) April 27, 2004

644-MHz SDR LVDS Transmitter/Receiver

Summary

This application note describes single data rate (SDR) transmitter and receiver interfaces operating at up to 644 MHz, using 17 Low-Voltage Differential Signaling (LVDS) pairs (one clock and 16 data channels). The design can be implemented in both Virtex™-II and Virtex-II Pro™ FPGAs. For further design information and requirements on the Virtex-II and Virtex-II Pro devices that can support this application note, refer to [Table 12](#). The accompanying reference design files include an example implementation targeting a Virtex-II XC2V3000-FF1152 -5 speed grade device. The design is implemented as an EDIF netlist with embedded location and routing constraints, Verilog simulation, and synthesis template files.

Introduction

An SDR interface is defined as having only one single positive and negative transition of the clock with respect to the data as shown in [Figure 1](#). Thus, if the data rate is 500 Mb/s, the clock frequency would be 500 MHz. SDR LVDS interfaces can be found in a variety of standard products in both the telecom and datacom markets, such as the XSBI 16-bit interface used in 10 gigabit Ethernet systems.




Figure 1: SDR Clock and Data Interface

At SDR clock frequencies below the maximum operating frequency (420 MHz) of the Virtex-II Digital Clock Manager (DCM), implementing a single data rate design can be easily accomplished using standard design techniques. This application note describes a method of implementing an SDR interface at clock frequencies higher than the maximum operating frequency of the DCM, without exceeding the AC timing specifications of the Virtex-II devices.

[Figure 2](#) illustrates the overall system configuration, showing a full duplex SDR link between a Virtex-II device and another device with an SDR interface. The Virtex-II device requires a reference clock with either LVDS or LVPECL differential outputs operating at the SDR frequency to generate the transmit clock from the Virtex-II device. [Figure 2](#) shows a discrete clock source operating at the SDR frequency. In some systems, the other device may receive a quad-data rate (QDR) clock frequency and provide an SDR reference clock back to the Virtex-II device.

© 2003-2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at <http://www.xilinx.com/legal.htm>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.




Figure 2: Typical SDR Link System

Virtex-II Implementation

Figure 3 shows a Virtex-II SDR interface comprised of three modules, TX_CLOCK, TX_SDR_16D_4TO1, and RX_SDR_16D_4TO1. Details on each module are available in the following sections.

Multiple transmitters and receivers can be implemented in the same Virtex-II FPGA. When multiple instances are needed, only the RX_SDR_16D_4TO1 and TX_SDR_16D_4TO1 modules are replicated, saving valuable global clock resources by not replicating the TX_CLOCK module.

The TX_CLOCK module provides the transmitter with two active High SDR global clocks, representing the positive and negative edge transitions of the reference clock (REFCLK) and a quad-rate global clock (QDR) for the system data path logic.




Figure 3: Virtex-II SDR Interface

Transmitter Clocks

The TX_CLOCK module has been designed to provide minimal distortion to the duty cycle of the input reference clock to be compatible with industry standards requiring a maximum of $\pm 5\%$ duty-cycle difference. This is achieved by using a differential input clock buffer, with differential outputs implemented as a Xilinx primitive IBUFDS_DIFF_OUT (shown in Figure 4). This primitive creates an active High edge during the High transition of the reference clock, as well as an active High edge during the Low transition. The outputs from this cell are connected to two global buffers and a DCM (Figure 5). Implementing the clocking network in this manner eliminates clock skew differences that are due to rising versus falling edges as they propagate through the device. Table 1 shows TX_CLOCK module pin definitions.

Table 1: TX_CLOCK Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	REFCLK_P REFCLK_N	Differential SDR clock input from IBUFDS_F_DIFF
	RST	Active High Reset signal
Output	CLK_sdr_p CLK_sdr_n	Active High positive edge global SDR clock Active High negative edge global SDR clock
	CLK_qdr	Active High global QDR clock




Figure 4: IBUFDS_DIFF_OUT Primitive





Figure 5: TX_CLOCK Module

In addition to the two active High SDR global clocks, a DCM is used to create a QDR global clock. A feature of the Virtex-II DCM clock input pin (CLKIN) allows dividing the input by two before the signal is applied to the digital delay lines in the DCM without additional jitter or delay. To enable this feature, the attribute CLKIN_DIVIDE_BY_2 should be set to TRUE on the DCM cell. This feature enables the DCM to operate at half of the SDR frequency and below the maximum AC timing specification. Figure 6 shows a composite waveform of all clock signals.



x622_06_051302

Figure 6: TX_CLOCK Output Waveforms

Transmitter with 4-to-1 Serializer (TX_SDR_16D_4TO1)

The transmitter (TX_SDR_16D_4TO1) is composed of two different types of output modules, OUTSTAGE_DATA for the data channels and OUTSTAGE_CLK for the clock output. Both of these are discussed in detail in the following sections. Table 2 contains the module pin descriptions.

Table 2: TX_SDR_16D_4TO1 Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	DATA<63:0>	Data presented at the 64-bit data input bus is transmitted to the receiver in LSW to MSW order. E.g., <15:0> <31:16> <47:32> <63:48>
	CLK_sdr_p CLK_sdr_n	Active High positive edge global SDR clock Active High negative edge global SDR clock
	CLK_qdr	Active High global QDR clock
	RST	Active High reset
Output	TXP_data<15:0> TXN_data<15:0>	These signals comprise the differential pairs which form the 16-bit transmit bus. All data transferred over this bus is synchronous with the transmit clock.
	TXP_clk TXN_clk	TXP_clk and TXN_clk form the differential, source-synchronous clock signal.

Figure 7 shows the transmitter block diagram. The only module receiving the active High negative edge SDR global clock is the OUTSTAGE_CLK module. The final register stage of the data channels and the clock are located in the IOBs and clocked with the CLK_sdr_p global clock, providing minimal channel-to-channel skew for optimal performance. The CLK_sdr_n global clock is used only to generate the falling edge of the transmitted clock, providing minimal distortion of the original reference clock duty cycle.




Figure 7: TX_SDR_16D_4TO1 Block Diagram

Transmitter Data Output Channel (OUTSTAGE_DATA)

The transmitter output data channel (OUTSTAGE_DATA) module (Figure 8) performs as a 4 to 1 serializer. The four bits of data from the QDR global clock domain are pipelined once for fast timing closure and then fed to a 4-bit parallel-to-serial converter before transmission. Table 3 shows the module pin definitions.





Figure 8: OUTSTAGE_DATA Module

Table 3: OUTSTAGE_DATA Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	DATA<3:0>	Slice of data for this transmitter
	CLK_qdr	Active High QDR global clock
	CLK_sdr	Active High positive edge global SDR clock.
Output	TXP, TXN	LVDS output data (single channel)

The loading of the data from the QDR to the SDR global clock domains is handled with a load-pulse circuit in each OUTSTAGE_DATA module. The construction of the load circuit allows for ample settling time of the DATA between the two clock domains. Figure 9 shows a timing waveform of the transmitted data with respect to the QDR and SDR clock domains.



x622_09_051302


Figure 9: OUTSTAGE_DATA Output Waveforms

The timing of this module is very critical and must be explicitly placed in the design. The module includes directed routing constraints to ensure that timing is met every time the design is implemented. The only placement location constraint necessary is the RLOC_ORIGIN for each data channel.

The design files associated with this application note are targeted for the right side of the device in banks 2 and 3. Each OUTSTAGE_DATA module consumes two full CLBs adjacent to the IOBs, with the RLOC_ORIGIN set to three less than the number of CLB slice columns in the device and on an even row. Figure 10 is an example of two data channels in an XC2V3000-FF1152 device. In this example, the following placement constraints would be added to the UCF file for the design.

```

INST    "U_tx/OUTSTAGE_D1"  RLOC_ORIGIN = X108Y66 ;
NET     "TXP_data<1>"      LOC = U8;
NET     "TXN_data<1>"      LOC = U9;
INST    "U_tx/OUTSTAGE_D2"  RLOC_ORIGIN = X108Y68;
NET     "TXP_data<2>"      LOC = U6;
NET     "TXN_data<2>"      LOC = T6;
    
```



x622_10_051002

Figure 10: OUTSTAGE_DATA Floorplan

Transmitter Clock Output Channel (OUTSTAGE_CLK)

The transmitter clock output channel (OUTSTAGE_CLK) module regenerates the SDR clock waveform synchronous to data channels. The module in Figure 11 is composed of a DDR output flip-flop with the D0 input tied to a logic 1 and the D1 input tied to a logic 0. Table 4 contains the module pin descriptions.




Figure 11: OUTSTAGE_CLK Module

Table 4: OUTSTAGE_CLK Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	CLK_sdr_p	Active-High, positive-edge global SDR clock
	CLK_sdr_n	Active-High, negative-edge global SDR clock
Output	TXP, TXN	LVDS output clock

Receiver with 4-to-1 Serializer (RX_SDR_16D_4TO1)

The receiver (RX_SDR_16D_4TO1) module has a high-speed receiver (HSRX_16D_4TO1) and a FIFO for crossing the clock domain boundary between the received clock and the internal system clock. Both of these are discussed in detail in the following sections. Table 5 contains the module pin descriptions. Figure 12 shows the connections between the HSRX and FIFO modules.

Table 5: Receiver Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	RXP_data<15:0> RXN_data<15:0>	These signals comprise the differential pairs which form the 16-bit receiver input bus
	REFCLK	Receiver reference SDR clock
	RX_sync	Receiver phase synchronization input
	SYSCLK	System global clock for read FIFO
	RE	Active-High FIFO read enable
	RST	Active-High receiver reset
Output	DATA<63:0>	64-bit bus of received data out of FIFO, synchronous to SYSCLK
	BUFSTAT<3:0>	FIFO buffer Full status
	READY	Active High indicates receiver is ready to receive valid data
	CLK_qdr	QDR of received clock (not on global clock)




Figure 12: HSRX_16D_4TO1 Module

The HSRX_16D_4TO1 module includes a DCM cell with a dynamic phase training circuit to optimally center the receiver clock in the center of the data valid window. This capability leads to two different clock strategies that may be implemented using the REFCLK and RX_sync inputs on the HSRX_16D_4TO1 module. In Figure 13, the REFCLK input is sourced from the same differential input that is used for the transmitter interface and the RX_sync input is connected to the RXP_clk and RXN_clk pins from the SDR interface. This topology has the benefits of using the original reference clock as the DCM clock input source and being able to co-locate the receiver SDR clock input pins with the receiver SDR data channels. This circuit should only be used when the REFCLK and receiver SDR clock frequencies are guaranteed to be identical.




Figure 13: Receiver Clocking with REFCLK

In Figure 14, the REFCLK and RX_sync inputs are both connected to the RXP_clk and RXN_clk pins from the SDR interface. This topology has the benefit of using the RX clock as the DCM clock input source eliminating any concerns about frequency drift at the expense of not being able to co-locate the receiver SDR clock input pins with the receiver SDR data channels.




Figure 14: Receiver Clocking with Received Clock

The receiver block diagram is shown in Figure 15. The receiver is composed of two modules. Both of these are discussed in detail in the following sections. Moving from left to right, the

HSRX_16D_4TO1 module is first. The HSRX_16D_4TO1 module is the high-speed LVDS receiver. It passes unaligned data to the FIFO block for queuing to the system clock domain.




Figure 15: Receiver Block Diagram

The CLK_qdr output is provided for use as a system clock if needed, but typically is not used. When the CLK_qdr output is used a global clock buffer (BUFG) must be inserted before connecting the signal to additional logic.

The control of the FIFO interface is user definable. A typical control system waits until the buffer is near full (i.e., BUFSTAT<3:0> = 1101) before starting to read and then continues to read until the buffer is near empty (i.e., BUFSTAT<3:0> = 0010). If the SYSCLK frequencies is identical to CLK_qdr frequency the FIFO would never go empty after the read operation has started. The following Verilog code fragment shows an example control circuit.

```
//
// RX FIFO control logic
//
always @ (posedge SYSCLK)
begin
  if (RST_i == 1'b1 || BUFSTAT < 4'b0010 )
    READ_ENABLE = 1'b0;
  else if (READY == 1'b1 && BUFSTAT == 4'b1101 )
    READ_ENABLE = 1'b1;
end
```


High-Speed Receiver (HSRX_16D_4TO1)

The 16 data channel high-speed receiver (HSRX_16D_4TO1) is composed of 16 deserialization modules (QDR_REG) and one clock phase synchronization module (CLKGEN). Both of these are discussed in detail in the following sections.

The module port descriptions are shown in Table 6, and Figure 16 shows the HSRX block diagram.

Table 6: HSRX Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	RXP_data<15:0> RXN_data<15:0>	LVDS data pins
	REFCLK	Receive Reference SDR clock
	RX_sync	Receiver phase synchronize input
	SYSCLK	System clock
Output	DATA<63:0>	Unaligned data bits
	WCLK	FIFO write clock derived from REFCLK
	READY	Active-High ready status
	CLK_qdr	QDR of reference clock (not on global clock)




x622_16_051402

Figure 16: HSRX_16D_4TO1 Block Diagram

Quad Data Rate Register (QDR_REG)

The quad data rate register provides 4 to 1 deserialization of the input SDR data using a tree of DDR registers including the DDR input registers in the IOB. Each of the DDR registers is clocked by a global clock (CLK_dds) at half of the SDR frequency. CLK_dds is derived from the SDR reference clock and phase aligned with the receiver clock for optimal performance. The module pin descriptions are shown in Figure 17 and listed in Table 7.



x622_17_051002

Figure 17: QDR_REG Module

Table 7: QDR_REG Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	RXP RXN	LVDS data
	CLK_dds	DDR global clock
	CE_r CE_f	Clock enable for rising edge Clock enable for negative edge
Output	Q<3:0>	Received data

The receiver design files associated with this application note are currently targeted for the left side of the device in banks 6 and 7. Each QDR_REG module will consume half of the resources in the 2-1/2 CLBs adjacent to the IOBs allowing two data channels to be placed in the same row. The RLOC_ORIGIN attribute must be set to the first CLB location and on an even row. Figure 18 shows an example placement with two data channels in a XC2V3000-FF1152 device. In this case, the following placement constraints would be added to the UCF file for the design.

```

INST    "U_rx/QDR_D8"                RLOC_ORIGIN = X0Y80;
NET     "RXP_data<8>"                LOC = N30;
NET     "RXN_data<8>"                LOC = P30;
INST    "U_rx/QDR_D9"                RLOC_ORIGIN = X0Y82;
NET     "RXP_data<9>"                LOC = R25;
NET     "RXN_data<9>"                LOC = P25;
    
```




Figure 18: Receive Data Channel Floorplan

Receiver Clock Phase Alignment (CLKGEN)

The receiver interface implements a clock phase alignment circuit that provides optimal performance by aligning the reference clock to the center of the data valid window using the variable phase shifting capabilities of the Virtex-II DCM. The CLKGEN module port descriptions are graphically shown in Figure 19 and listed in Table 8.




Figure 19: CLKGEN Module

Table 8: CLKGEN Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	REFCLK	Reference SDR clock
	RX_sync	Receiver phase synchronization input
	RST	Reset
	SYSCLK	System clock for phase control alignment logic
Output	CLK_dds	Half receive clock
	CLK_qdr	Quarter receive clock
	CE_r, CE_f	DDR clock enable signals
	WCLK	FIFO Write clock
	READY	Active-High clock ready status

Figure 20 shows the block diagram of the CLKGEN module. The DCM in this instance also uses the CLKIN_DIVIDE_BY_2 attribute to reduce the actual clock input frequency to half of the reference SDR clock frequency. The output of the DCM (CLK0) is connected to a BUFG providing a DDR global clock to the receiver data channels. The RX_sync input is connected to the data pins of DDR registers located in the IOB and the CLK_dds global clock is used as the clock input. This circuit is identical to the data. The outputs of the DDR input registers are in turn connected to registers in the fabric before passing to the phase synchronization logic.

Figure 21 shows waveforms of the receiver data patterns, RX_sync, REFCLK, and three states of the CLK_dds signal. Since the RX_sync is actually an SDR clock signal, it has twice as many transitions as the data channels. When the CLKGEN module has been reset the DCM will lock on the REFCLK signal and will start with a zero phase adjustment.

After the DCM has locked, the phase adjust block will increment the phase counter (ps_count) until the RX_sync DDR registers are correctly receiving a steady logic 0 from both outputs of the DDR registers. The phase counter will continue to increment until at least one of the values is no longer zero, indicating the phase count for the end of the window (zero_end). The phase counter will continue to increment until outputs are receiving a steady logic 1, this indicates the phase count of the beginning of the window (ones_start).

If the phase count for the end of the window is greater than 96 (75% of the SDR period), the center of the valid window (ps_compare) is determined by the equation $(zero_end + ones_start)/2 - 64$. If the value is not greater than 96, then the phase counter will continue to increment until it reaches the end of the next steady zero stream. The center of the valid window (ps_compare) is then determined by the equation $(ones_start + zero_end)/2$.

When the center of the valid window (ps_compare) is determined, the phase counter decrements until the ps_compare value is reached.




Figure 20: CLKGEN Block Diagram

x622_20_051002




Figure 21: Clock Phase Synchronization

x622_21_042403

Receiver FIFO (FIFO)

A 512 deep, 64-bit FIFO is used for crossing between the receiver and system clock domains. The buffer status bus (BUFSTAT) shows the number of blocks of sixteen 64-bit words left in the FIFO and is intended for use with high water to low water FIFO control systems.

The active-High RST signal clears both read and write counters. [Figure 22](#) shows the FIFO module, and [Figure 23](#) shows the FIFO block diagram. The module pin descriptions are listed in [Table 10](#).

The control of the FIFO interface is user definable. A typical control system waits until the buffer is near full (i.e., BUFSTAT<3:0> = 1101) before starting to read and then continues to read until the buffer is near empty (i.e., BUFSTAT<3:0> = 0010). If the SYSCLK frequency is identical to CLK_qdr frequency the FIFO would never go empty after the read operation has started. The following verilog code fragment shows an example control circuit.


```
//
// RX FIFO control logic
//
always @ (posedge SYSCLK)
begin
    if (RST_i == 1'b1 || BUFSTAT < 4'b0010 )
        READ_ENABLE = 1'b0;
    else if (READY == 1'b1 && BUFSTAT == 4'b1101 )
        READ_ENABLE = 1'b1;
end
```

The FIFO write data is organized to accept four data channels per block SelectRAM that is used with the following mapping:

```
RX_data<3:0>    FIFOBLOCK0
RX_data<7:4>    FIFOBLOCK1
RX_data<11:8>   FIFOBLOCK2
RX_data<15:12> FIFOBLOCK3
```

The block SelectRAM must be placed in the location closest to the IOB ring using a LOC constraint in the NCF file. In the placement example shown in [Figure 18](#),

```
INST U_fifo/FIFOBLOCK1    LOC = RAMB16_X0Y10;
```



x622_22_050902

Figure 22: FIFO Module




Figure 23: FIFO Block Diagram


x622_23_050902

Table 9: FIFO Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	WDATA<63:0>	Write data bus
	WCLK	Write CLK
	RCLK	Read CLK (system clock)
	RE	Active High Read enable
	RST	Active High FIFO reset
Output	RDATA<63:0>	Read data bus
	BUFSTAT<3:0>	Buffer status


FULL_MT Overview

Figure 24 shows the FULL_MT module, a simple Full versus Empty generator. The FULL_MT module synchronizes the Write address to the Read clock domain. The buffer status is synchronous to the Read clock (WCLK). Figure 25 shows the FULL_MT block diagram. The module pin descriptions are listed in Table 10.



x622_24_051002

Figure 24: FULL_MT Module



x622_25_061802

Figure 25: FULL_MT Block Diagram


Table 10: FULL_MT Module Pin Definitions

I/O Type	Module Pin Name	Definition
Input	WADDR<3:0>	Top 4 bits of Write address bus
	RADDR<3:0>	Top 4 bits of Read address bus
	RCLK	Read CLK
	RST	Reset
Output	BUFSTAT<3:0>	Buffer status

PCB Design Considerations

The generated differential data and clock signals need to be routed very carefully on the PCB and the trace lengths strictly controlled. Ideally, all the signals should have the same delay. If the clock trace has a different delay, the receiver DCM can correct it; as a minimum, however, all the data and the frame signals should be matched to within a few tenths of picoseconds for the best circuit operation. The physical characteristics of the traces and the PCB are discussed more fully in [XAPP233](#).

Due to the low pulse widths of the high-speed frequency of the differential clock signals, the mean voltage levels of the TXP and TXN signals may diverge if the duty cycles are more than 2% different above 500 MHz. This effect is easily compensated for by using a 0.1 μ F capacitor and a 1 K Ω resistor to create an AC termination and DC bias circuit as shown in [Figure 26](#). If this circuit or an equivalent is not added to the PCB design, the receiver may not receive valid LVDS input levels.



x622_26_051002

Figure 26: AC Termination and DC Bias Circuit

Reference Design

The Verilog and EDIF design files for the implementations discuss in this application note are available on the Xilinx FTP site at:

<http://www.xilinx.com/bvdocs/appnotes/xapp622.zip>

The `readme.txt` file includes further implementation details.

Conclusion

Virtex-II and Virtex-II Pro devices can implement single-data-rate 16-bit LVDS data transmission and reception at up to 644 MHz for Virtex-II devices and 700 MHz for Virtex-II Pro devices, depending on the speed grade. Refer to [Table 12](#) for additional information on various device performance and design requirements.

Appendix A

Using the Differential Clock Primitive (IBUFDS_DIFF_OUT)

The following procedure should be followed to effectively use the IBUFDS_DIFF_OUT primitive for clock inputs.

- Instantiate the primitive on the top most level of hierarchy in the design.
- Constrain the primitive to a clock input pin location. The pin location constraint must be the LVDS positive input pin. [Table 11](#) lists, by package, the possible locations to place the primitive.
- Connect the two outputs of the primitive to two global buffers (BUFGs). For a given pin location, the positive and negative terminals must be constrained to the correct BUFG to ensure an optimal route to the clock tree.

Example

This example uses the primitive in the top LVDS pair of bank 4 in an FF896 device package.

Verilog Code

```
IBUFDS_DIFF_OUT IB_refclk
(.I( REFCLKP ), .IB( REFCLKN ), .O( REFCLK_in_p ), .OB(REFCLK_in_n ));
BUFG BG_sdr_p ( .I( REFCLK_in_p ) , .O( CLK_sdr_p ) );
BUFG BG_sdr_n ( .I( REFCLK_in_n ) , .O( CLK_sdr_n ) );
```

Given this Verilog code, a UCF file with the constrained values shown in [Table 11](#) must be written with the following lines:

```
INST IB_refclk/IBUFDS LOC = AE15;
# This constraint uses input pins AE15 and AD15, where AE15 is + LVDS pin
INST BG_sdr_p LOC = BUFGMUX2P;
# This constraint is for the positive output of the primitive
INST BG_sdr_n LOC = BUFGMUX3S;
# This constraint is for the negative output of the primitive
```

Table 11: Virtex-II Family Input Constraints

Package Type	Bank Number	Possible Input Locations Top Pair: Pos*, Neg Bottom Pair: Pos*, Neg	BUFGMUX Locations (By Pin Pair) Pos*, Neg
FF896	Bank 0	G16*, H16	6S*, 7P
		C16*, C17	4S*, 5P
	Bank 1	C14*, C15	2S*, 3P
		F14*, F15	0S*, 1P
	Bank 4	AE15*, AD15	2P*, 3S
		AH15*, AH14	0P*, 1S
	Bank 5	AH17*, AH16	6P*, 7S
		AD16*, AE16	4P*, 5S

Table 11: Virtex-II Family Input Constraints (Continued)

Package Type	Bank Number	Possible Input Locations Top Pair: Pos*, Neg Bottom Pair: Pos*, Neg	BUFGMUX Locations (By Pin Pair) Pos*, Neg
FF1152	Bank 0	J18*, K18	6S*, 7P
		E18*, E19	4S*, 5P
	Bank 1	E16*, E17	2S*, 3P
		H16*, H17	0S*, 1P
	Bank 4	AG17*, AF17	2P*, 3S
		AK17*, AK16	0P*, 1S
	Bank 5	AK19*, AK18	6P*, 7S
		AF18*, AG18	4P*, 5S
FF1517	Bank 0	J20*, H20	6S*, 7P
		D21*, C21	4S*, 5P
	Bank 1	F20*, F19	2S*, 3P
		H18*, H19	0S*, 1P
	Bank 4	AM20*, AL20	2P*, 3S
		AT19*, AU19	0P*, 1S
	Bank 5	AP20*, AP21	6P*, 7S
		AN22*, AN21	4P*, 5S
BF957	Bank 0	E16*, E17	6S*, 7P
		A17*, A18	4S*, 5P
	Bank 1	C15*, C16	2S*, 3P
		H15*, H16	0S*, 1P
	Bank 4	AL15*, AL14	2P*, 3S
		AJ15*, AH15	0P*, 1S
	Bank 5	AH17*, AJ16	6P*, 7S
		AD17*, AD16	4P*, 5S

Notes:

1. The "*" symbol denotes the positive LVDS pin

SFI-4 and XSBI Compatibility Checklist

Virtex-II and Virtex-II Pro devices are compatible with the SFI-4 Implementation Agreement revision 1.0 and XSBI specifications in the IEEE P802.3ae draft 4.1. For further design information and requirements on the Virtex-II and Virtex-II Pro devices that can support this application note, refer to [Table 12](#).

Table 12: Device Compatibility and Performance

Device Family	Array Size	Speed Grade	Maximum Frequency
Virtex-II Family	Up to XC2V3000	-5, -6	644 MHz
Virtex-II Pro Family	Up to XC2VP50	-5	622 MHz
		-6	644 MHz
		-7	700 MHz

Notes:

1. Test conditions are low voltages (-5%) at 85°C using LVDSEXT on 10" of FR4 with 8.2 pF load.
2. All tested Virtex-II and Virtex-II Pro devices are packaged using Flip-Chip technology. Xilinx recommends the use of Flip-Chip packaged devices for applications using high-speed I/O.

[Table 13](#) and [Table 14](#) summarize the numerical analysis of the specifications versus Virtex-II devices.

Table 13: TX Timing Comparisons of SFI-4 Versus LVDS SDR Design in Virtex-II Devices

Description	SFI-4 Value	XSBI Value	LVDS SDR Design Using a Virtex-II Device Value
Clock Period	1/(622.08 MHz)	1/(644.53 MHz)	1/(622.08 MHz) for SFI-4 1/(644.53 MHz) for XSBI
Duty cycle = High CLK Pulse Width Divided by Clock Period	40/60	40/60	45/55
20-80% rise, Fall Times ¹	100 – 250 ps	100 – 250 ps	400 ps
Data Invalid Window With Respect to Clock Edge ²	400 ps	400 ps	242 ps

Notes:

1. Although the Virtex-II rise and fall times exceed the SFI-4 document, based upon interoperability tests, Virtex-II devices are compatible with SFI-4 devices.
2. Data invalid window includes total system jitter, clock skew, and package skew. $TX = (Jitter + T_{CKSSKEW} + T_{PKGSKEW})$.

Table 14: RX Timing Comparisons of SFI-4 versus LVDS SDR Design in Virtex-II Devices

Description	SFI-4 Value	XSBI Value	LVDS SDR Design Using a Virtex-II Device Value
Clock Period	1/(622.08 MHz)	1/(644.53 MHz)	1/(622.08 MHz) SFI-4 1/(644.53 MHz) XSBI
Duty Cycle = High CLK Pulse Width Divided by Clock Period	45/55	45/55	45/55
20-80% rise, Fall Times ¹	100 – 300 ps	100 – 300 ps	400 ps
Total Setup and Hold Time. Defines Data Valid Window with Respect to Clock at Framer Pin	Setup = 300 ps Hold = 300 ps Data Valid Window = 600ps	Data Valid Window = 600 ps	590 ps ²

Notes:

- Although the rise and fall times of a Virtex-II device exceed that of the SFI-4 document, based upon interoperability tests, a Virtex-II device is compatible with SFI-4 devices.
- Data valid window includes sampling error, clock skew, and package skew.
 $RX = (T_{SAMP} + T_{CKSKREW} + T_{PKGSKEW})$.
 T_{SAMP} is known to be 500 ps (as specified in the Virtex-II source-synchronous data sheet). $T_{CKSSKEW}$ is less than 50 ps (based on analysis of the SDR design's clock distribution). These two numbers are fixed. Careful choice of pin locations, or deskewing the package on the PCB, allows the inter-pin skews to be as low as 40 ps.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
05/17/02	1.0	Initial Xilinx release.
05/30/02	1.1	Revised Table 2 .
07/02/02	1.2	Revised Figure 25 and added " Appendix A ".
05/05/03	1.3	Revised to match the current reference design.
08/05/03	1.4	Replaced IBUFDS_LVDS_DIFF with IBUFDS_DIFF_OUT.
11/05/03	1.5	Added Table 12 , revised Figure 18 .
02/02/04	1.6	Revised Table 12 .
04/27/04	1.7	Renamed Table 11 and removed CS144, FG256, FG456, FG676, BG575, and BG728 entries. Changed footnote to Table 12 . Changed INST IB_refclk/IBUFDS LOC constraint in " Verilog Code " section. Rewrote " Conclusion ".