


REV	REVISION DESCRIPTION	DATE	DRAWN	APPVD	DATE
	SEE MATRIXONE FOR REVISION HISTORY				
0.3	REVISE PER ECO-3761	12/6/07	F.PADILLA		

NOTES: UNLESS OTHERWISE SPECIFIED.

1. APPLICABLE STANDARDS/SPECIFICATIONS:
FABRICATE BOARD PER IPC-A-6000 STANDARD.
2. PRIMARY SIDE SHOWN.
3. MATERIAL: .003 THK. FR-4, NATURAL GREEN, UL94V-0 COMPLIANT, START 1/2 OZ COPPER BGNMAYBERGERS. ALL PLANES ARE 1 OZ COPPER.
4. ALL HOLES TO BE PLATED THRU. PLATING IN HOLES TO BE .001 MIN. THICKNESS. HOLE SIZES ARE AFTER PLATING. HOLE TOLERANCE +/- .003 EXCEPT VIAS. VIA TOLERANCE +.000/-100X OF HOLE DIAMETER.
5. PLATING: GOLD IMMERSION.
6. USE ARTMASTER # ML405
7. FINISHED THICKNESS TO BE +/- .005 OR 5%, WHICHEVER IS GREATER.
8. SILKSCREEN TOP & BOTTOM SIDE WITH WHITE NON-CONDUCTIVE EPOXY INK.
9. FABRICATE PER DIMENSIONS SHOWN. BOARD DIMENSION TOLERANCE'S .XX: +/- .01 .XXX: +/- .003.
10. BREAK ALL SHARP EDGES.
11. CONTROL IMPEDANCE SEE CHART BELOW. STACKUP IN EXCEL FORMAT IS PROVIDED.
12. REMOVE ALL UNUSED PADS ON INTERNAL TRACE LAYERS. LAYERS 2, 4, 6, 7, 9 & 11.
13. SIGNAL ENDED IMPEDENCE CONTROL NETS ON TOP LAYER. ADJUST IT EXACTLY 75-OHM NETS ARE \$16N88,\$16N90,& \$16N93. ADJUST IT EXACTLY 75-OHM
14. FIVE LOCATIONS (TOTAL TEN COMPONENTS) COMPONENTS ARE PLACED ON COMP & SOLDER SIDE SO THAT THERE PTH PINS ARE EXACTLY MATCH IN X & Y LOCATION. TOTAL OF 12x5=60 DRILLS

SIZE	QTY	SYM	PLTD
12	29	X	PLTD
61	2	□	PLTD
42	10	◇	PLTD
38	9	⊗	PLTD
40	34	⊗	PLTD
35	48	A	PLTD
27	4	B	MPLTD
27	12	C	PLTD
67	20	D	PLTD
13	32	E	PLTD
18	16	G	PLTD
45	9	H	PLTD
125	11	I	PLTD
37	314	J	PLTD
47	4	K	PLTD
65	10	L	PLTD
43	15	M	PLTD
120	2	N	PLTD
32	14	O	PLTD
157	2	P	PLTD
10	2953	Q	PLTD
51	20	R	PLTD
59	8	S	MPLTD
59	4	T	PLTD
105	2	U	PLTD
83	2	V	PLTD
62	2	W	MPLTD
15.75	134	X	PLTD
63	26	Y	PLTD
128	2	Z	PLTD
27 x 86.61	4	C	PLTD
37 x 90	6	J	PLTD
27 x 86.61	2	B	MPLTD



LAYERS STACK-UP OVER ALL THICKNESS 0.003 +/- .002											
Lp#	Type	Order file name	Material	Copper Weight	Trace width (MILS)	Space (MILS)	Trace width (MILS)	Space (MILS)	Trace width (MILS)	Space (MILS)	Comments
1	Top Sls	COMPBL.PHO		1/2 OZ	0.005	804/-0	0.0040	0.0000	804/-0	0.007	78+/-0
2	ORG PLANE 1	ORG.PHO	0.003"	1 OZ							PRE-PLATED
3	INNER TRACE 1	INTTRC1.PHO	0.004"	1/2 OZ	0.005	0.0040	0.0000	0.005/-0			PRE-PLATED
4	PUR PLANE 1	PURBL.PHO	0.004"	1 OZ							PRE-PLATED
5	INNER TRACE 2	INTTRC2.PHO	0.004"	1/2 OZ	0.005	0.0040	0.0000	0.005/-0			PRE-PLATED
6	PUR PLANE 2	PURBL.PHO	0.004"	1 OZ							PRE-PLATED
7	PUR TRACE 3	PURTRC3.PHO	0.004"	1 OZ							PRE-PLATED
8	INNER TRACE 3	INTTRC3.PHO	0.004"	1/2 OZ	0.005	0.0040	0.0000	0.005/-0			PRE-PLATED
9	ORG PLANE 2	ORG.PHO	0.004"	1 OZ							PRE-PLATED
10	INNER TRACE 4	INTTRC4.PHO	0.004"	1/2 OZ	0.005	0.0040	0.0000	0.005/-0			PRE-PLATED
11	ORG PLANE 3	ORG.PHO	0.003"	1 OZ							PRE-PLATED
12	BOTTOM DRG	SLDRDRG.PHO	0.003"	1/2 OZ	0.005	0.0040	0.0000	0.005/-0			PRE-PLATED

NOTES: FINISHED COPPER THICKNESS ON OUTER LAYERS WILL BE ADJUST AFTER PLATING.

<p>CONFIDENTIAL</p> <p>This document is the property of Xilinx Incorporated and contains information which is confidential and proprietary to Xilinx. No part of this document may be copied, reproduced or disclosed to third parties without the prior written consent of Xilinx Incorporated.</p>			<p>TITLE</p> <p>PCB, ML405 EVAL PLATFORM, ROHS</p>	
	<p>DRAWN BY</p> <p>N. FARMER</p>	<p>DATE</p> <p>8/26/05</p>	<p>PROJECT:</p>	
<p>TOLERANCES</p> <p>.X .XX .XXX</p>	<p>CHECKED BY</p>	<p>DATE</p>	<p>SIZE</p> <p>B</p>	<p>DRAWING NUMBER</p> <p>1280367</p>
<p>Unless otherwise specified, dimensions are in inches.</p>	<p>ENG APPROVAL</p>	<p>DATE</p>	<p>REV.</p> <p>03</p>	<p>SHEET 1 OF 1</p>
	<p>MFG APPROVAL</p>	<p>DATE</p>	<p>SCALE</p> <p>NTS</p>	<p>SHEET 1 OF 1</p>
	<p>FSCM 68994</p>			