

# **AXI to Avalon Memory Mapped Bridge v1.0**

## ***LogiCORE IP Product Guide***

**Vivado Design Suite**

**PG258 (v1.0) October 5, 2016**

# Table of Contents

## IP Facts

### Chapter 1: Overview

Feature Summary .....	6
Applications .....	7
Unsupported Features .....	7
Licensing and Ordering Information .....	8

### Chapter 2: Product Specification

Standards .....	9
Performance .....	9
Resource Utilization .....	11
Port Descriptions .....	12

### Chapter 3: Designing with the Core

General Design Guidelines .....	13
Clocking .....	13
Resets .....	14
AXI AMM Bridge Operation (AXI4-Lite) .....	14
Bridge Operation (AXI4) .....	17

### Chapter 4: Design Flow Steps

Customizing and Generating the Core .....	20
Constraining the Core .....	25
Simulation .....	26
Synthesis and Implementation .....	26
Packaging Avalon Slave Interface .....	26
Creating an IP Integrator Design .....	28

### Chapter 5: Example Design

Overview .....	29
Implementing the Example Design .....	30
Simulating the Example Design .....	31

**Chapter 6: Test Bench**

**Appendix A: Upgrading**

**Appendix B: Debugging**

Finding Help on Xilinx.com ..... 34  
Debug Tools ..... 35

**Appendix C: Additional Resources and Legal Notices**

Xilinx Resources ..... 36  
References ..... 36  
Revision History ..... 37  
Please Read: Important Legal Notices ..... 37

## Introduction

The Xilinx® LogiCORE™ AXI to Avalon Memory Mapped (AMM) Bridge IP core connects Avalon bridge slaves with AXI interface masters. The IP translates AXI4-Lite and AXI4 interface transactions into Avalon bridge transactions. This IP allows parameter configuration to match Avalon bridge slave interface properties and enables seamless interface with the AXI interface system.

## Features

- Supports configurable AXI4-Lite and AXI4 interface
- Supports 32-bit data width for AXI4-Lite interface
- Supports up to 1,024-bit data width for memory mapped AXI interfaces
- Support for fixed and variable wait
- Support for fixed and variable latency
- AXI response generation if no response signal from Avalon slave
- Data phase timeout logic
- Byte and Word addressing


LogiCORE™ IP Facts Table	
<b>Core Specifics</b>	
Supported Device Family <sup>(1)</sup>	UltraScale+™ Families Zynq® UltraScale+ MPSoC 7 Series
Supported User Interfaces	AXI4, AXI4-Lite, Avalon
Resources	<a href="#">Performance and Resource Utilization web page</a>
<b>Provided with Core</b>	
Design Files	Verilog
Example Design	Verilog
Test Bench	Verilog
Constraints File	Xilinx Design Constraints (XDC)
Simulation Model	Not Provided
Supported S/W Driver	N/A
<b>Tested Design Flows<sup>(2)</sup></b>	
Design Entry	Vivado® Design Suite
Simulation	For supported simulators, see the <a href="#">Xilinx Design Tools: Release Notes Guide</a> .
Synthesis	Vivado Synthesis
<b>Support</b>	
Provided by Xilinx at the <a href="#">Xilinx Support web page</a>	

### Notes:

1. For a complete list of supported devices, see the Vivado IP catalog.
2. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).

# Overview

The top-level block diagram for the Xilinx® LogiCORE™ IP AXI to Avalon Memory Mapped (AMM) is shown in [Figure 1-1](#). The AXI AMM Bridge core translates AXI4 transactions into Avalon transactions. The bridge functions as a slave on the AXI4 interface and as a master on the Avalon interface.



X17774-09151E

Figure 1-1: AXI AMM Bridge Top-Level Block Diagram

---

## Feature Summary

### AXI4-Lite Slave Interface

The AXI4-Lite slave interface module provides a bidirectional slave interface to the AXI interface. The AXI address width is from 1 to 64 bits and the data width is 32 bits. When both write and read transfers are simultaneously requested on the AXI4-Lite interface, the read request has higher priority than the write request. This module also contains the data phase timeout logic for generating a SLVERR response on the AXI interface when an Avalon slave does not respond.

The AXI4-Lite slave features include:

- Applicable for simple Avalon peripheral slave with register interface
- If Avalon has shared read and write channels, in the case of simultaneous read/write on the AXI interface, the read has higher priority over write
- 32-bit data width
- 1 to 64 bits address width
- AXI4 response generation in the case of Avalon response signal not present
- Ready generation depending on fixed or variable wait states for handshaking
- Bridge generates error response, if invalid address transactions issued
- Configurable Timeout logic for graceful completion of AXI transaction in case of no response from the Avalon slave

### AXI4 Slave Interface

The AXI4 slave interface module provides a bidirectional slave interface to the AXI interface. The maximum outstanding read transactions is four.

In summary the Avalon supports the following:

- If Avalon has shared read and write channels, in the case of simultaneous read/write on the AXI interface, the read has higher priority over write
- 32 to 1,024 bits wide data bus
- 32 to 64 bits wide address bus
- AXI response generation even when Avalon response signal is not present
- Burst support
- Support for outstanding reads

- Supports symmetric data width and synchronous clock

## Avalon Master Interface

Avalon master interface is an Altera<sup>®</sup>-compliant interface.

- Separate address, data, and control lines
- 32 to 1,024 bits wide data bus in AXI4 mode
- 32 to 64 bits wide address bus in AXI4 mode
- 1 to 64 bits wide address bus in AXI4-Lite mode
- 32-bit wide data bus in AXI4-Lite mode
- Synchronous operation

---

## Applications

The AXI AMM Bridge has the following applications:

- **Converting AXI4-Lite Traffic to Avalon Traffic** – Used for register accessing or small data transfers
- **Converting AXI4 Traffic to Avalon Traffic** – Used for higher data transfers like a memory using burst

---

## Unsupported Features

- Does not support setup and hold time Avalon bus interface properties.
- Bridge does not perform any upsizing/downsizing of data width.
- Bridge supports active-High Avalon control signals (`read/write/wait request/readdatavalid/writeresponsevalid`).
- Outstanding transactions are not supported in AXI4-Lite mode of IP.
- Does not support pipelined/outstanding write transactions as Avalon protocol does not support this feature.
- Narrow burst support.
- The bridge does not break the AXI4 transaction into child transactions. Ensure that burst value coming from the AXI4 master (`arlen` and/or `awlen`) transaction is within the permissible limits of the Avalon slave. This restriction is applicable when the burst count width of Avalon slave < 9.

---

## Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the [Xilinx End User License](#). Information about this and other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).



# Product Specification

---

## Standards

- Processor Interface, AXI4-Lite: see the *Vivado Design Suite: AXI Reference Guide* (UG1037) [Ref 4]
  - Avalon Interface Specifications [Ref 2]
- 

## Performance

For full details about performance and resource utilization, visit the [Performance and Resource Utilization web page](#).

The performance characterization of this core was compiled using the margin system methodology. The details of the margin system characterization methodology are described in the *Vivado Design Suite User Guide: Designing With IP* (UG896) [Ref 9].

## Latency

Latency varies with the `waitrequest` and slave read latency. End-to-end latency depends on the AXI to Avalon transition delay (Avalon slave latency).

### ***AXI4-Lite***

Read Latency:

- `axi_arvalid` to `avm_read`: 1 clock + Slave `waitrequest` delay
- `avm_readdatavalid` to `axi_rvalid`: 1 clock cycle

Write Latency:

- `axi_awvalid` to `avm_write`: 1 clock + Slave `waitrequest` delay
- `axi_awvalid` to `awready`: 2 clock + Slave `waitrequest` delay
- `avm_writeresponsevalid` to `axi_bvalid`: 1 clock cycle

## AXI4

Read Latency:

- axi\_arvalid to avm\_read : 3 to 5 clock cycles + Slave waitrequest delay
- avm\_readdatavalid to axi\_rvalid : 3 clock cycles

Write Latency:

- axi\_awvalid to avm\_write : 1 clock + Slave waitrequest delay
- axi\_awvalid to awready : 2 clocks + Slave waitrequest delay
- avm\_writeresponsevalid to axi\_bvalid : 1 clock

## Throughput

The throughput of AXI to Avalon Memory Mapped (AMM) Bridge is calculated by using the following formula:

$$\text{Throughput} = (\text{Number of beats transferred} \times \text{data width}) / (\text{Time taken to complete the transaction})$$

Table 2-1 shows the throughput data for this IP core.

Table 2-1: Throughput

Configuration	Read (with one outstanding) Throughput in Gb/s	Read (with four outstanding) Throughput in Gb/s	Write Throughput in Gb/s
Burst length = 32	5.25	6.1	5.85
Burst length = 64	5.77	6.3	6.2
Burst length = 128	6.07	6.35	6.25
Burst length = 256	6.23	6.37	6.33

**Notes:**

1. Throughput data for a 32-bit AXI data width and an AXI interface running at 200 MHz. The theoretical throughput for this configuration is 6.4 Gb/s. The AXI AMM Bridge throughput increases with higher burst length and higher outstanding read transaction support.

## Resource Utilization

For full details about performance and resource utilization, visit the [Performance and Resource Utilization web page](#).

Table 2-2 shows the device utilization for this IP core.

Table 2-2: Device Utilization

Bridge Mode	Configuration			LUTs	FFs	LUTFFs	36k BRAMs	18k BRAMs	Max Freq (MHz)
	C_HAS_WAIT_REQUEST	C_HAS_READ_DATA_VALID	C_NUM_ADDRESS_RANGES						
AXI4-Lite	1	1	0	186	126	125	0	0	600
AXI4-Lite	1	1	1	225	126	123	0	0	600
AXI4-Lite	0	0	1	219	180	110	0	0	600
Bridge Mode	C_S_AXI_DATA_WIDTH	C_S_AXI_ADDR_WIDTH	C_NUM_OUTSTANDING	LUTs	FFs	LUTFFs	36k BRAMs	18k BRAMs	Max Freq (MHz)
AXI4	32	32	4	292	266	183	1	1	400
AXI4	256	40	4	304	275	182	7	2	400
AXI4	1024	64	1	385	315	209	14	2	400

## Port Descriptions

Table 2-3 shows the AXI AMM Bridge signals.

Table 2-3: AXI AMM Bridge Interface Signals

Signal Name	Interface	Presence	I/O	Initial State	Description
s_axi_aclk	Clock	M	I	–	AXI clock
s_axi_aresetn	Reset	M	I	–	AXI reset
s_axi_*	S_AXI	M	I	–	AXI slave interface (Address width increase w.r.t. legacy ports as per register space requirement)
avm_address	Avalon	M	O	0x0	Avalon address bus
avm_byteenable	Avalon	O	O	0xFFFF	Active-High output. Enables specific byte lane(s) during transfers on interfaces of width > 8 bits. Each bit in byteenable corresponds to a byte in writedata and readdata.
avm_write	Avalon	M	O	0	Asserted to indicate a write transfer. If present, writedata is required.
avm_writedata	Avalon	M	O	0x0	Avalon read data bus
avm_read	Avalon	M	O	0	Asserted to indicate a read transfer. If present, readdata is required.
avm_waitrequest	Avalon	O	I	–	Avalon address and write data ready
avm_readdatavalid	Avalon	O	I	–	Avalon read data valid signal. It is mandatory port for burst transfers.
avm_readdata	Avalon	M	I	–	Avalon read data bus
avm_resp	Avalon	O	I	–	The response signal is an optional signal that carries the response status. <b>Note:</b> This signal is shared across write and read transactions.
avm_writeresponsevalid	Avalon	O	I	–	Indicates whether the write response is valid or not
avm_burstcount	Avalon	O	O	0x0	Indicates the number of transfers in each burst
avm_beginbursttransfer	Avalon	O	O	0	Asserted for the first cycle of a burst to indicate when a burst transfer is starting

### Notes:

1. O in the "Presence" column of table indicates Optional signal.

# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

---

## General Design Guidelines

### Timeout

The AXI to Avalon Memory Mapped (AMM) provides a feature to terminate the transaction if response is not received from the Avalon side. For example, if the timeout is set to 32 and the bridge does not receive any `response/waitrequest` from the Avalon slave, then the bridge drops transfers to the Avalon slave and closes the AXI transaction gracefully. This is helpful in ensuring AXI does not get stalled. In case of a timeout, the bridge terminates the AXI with an error response (slave error).

### Endianness

Both AXI4 and Avalon are little-endian.

### Bridge Error Conditions

The bridge responds with an error response (slave error) when a timeout condition is hit.

---

## Clocking

The IP has a single clock domain and the AXI4 and Avalon interface clock domain is clocked by `s_axi_aclk`.

---

## Resets

The IP has a single reset, and the AXI4 and Avalon interface domain is reset by `s_axi_aresetn`.

---

## AXI AMM Bridge Operation (AXI4-Lite)

The AXI AMM Bridge Operation has a write and read transaction.

### Write Transaction

The write transaction has three functions:

- Address
- Data
- Write Response

#### ***Address***

For a write transaction, the AXI AMM Bridge expects address and data to be asserted concurrently on the AXI side. The AXI AMM Bridge supports byte aligned and word aligned address modes. For byte addressing, the address passed to the Avalon is same as what is received on the AXI. For word addressing, the last two bits of the AXI address are truncated before sending to the Avalon interface.

#### ***Data***

When the data and address are available on the AXI bus, the AXI AMM Bridge asserts a write signal and updates the address and write data buses of the Avalon slave.

#### **Ready Generation When Variable Wait**

If the Avalon slave has the `waitrequest` port, then the `wready` and `awready` are generated based on the `waitrequest`.

#### **Ready Generation When Fixed Wait**

If the Avalon slave does not have the `waitrequest` port, then the `wready` and `awready` are generated after the number of clock cycles of `awvalid` assertion as specified in the IP configuration.

## Write Response

When write control signals are present when response generation is supported by the slave, response is generated using the `writeresponsevalid` and `resp` signals of slave.

When write control signals are not present in the slave, for every write transaction the bridge generates valid write responses to the AXI master.




Figure 3-1: AXI4-Lite Write Response Timing Diagram

## Read Transaction

The read transaction has three functions:

- Address
- Data
- Read Response

### Address

A read on the AXI AMM Bridge is initiated when read address is available on the AXI bus. In the event of a simultaneous write and read access on AXI side, the read gets the preference.

### Ready Generation When Variable Wait

If the Avalon slave has the `waitrequest` signal, then the `arready` signal is generated based on the status of `waitrequest`.

### Ready Generation When Fixed Wait

In absence of the `waitrequest` signal, the `arready` is generated after the fixed clock cycles as specified in the IP configuration.

### Data

When it accepts the address, the Avalon slave puts the data on the `readdata` bus.

### Read Valid Generation When Variable Wait

If the slave has the `readdatavalid` signal, the data is sampled by the AXI AMM Bridge when this signal is asserted.

### Read Valid Generation When Fixed Wait

In absence of the `readdatavalid` signal, the AXI AMM Bridge samples the data after the fixed number of clock cycles of address acceptance as specified in the IP configuration.

### Read Response

When the read control signals are present and response generation is supported by the slave, the read response is generated using the `readdatavalid` (or after the fixed latency) and `resp` signals of slave.

When write control signals are not present in the slave, for every read transaction the bridge generates valid read responses to the AXI master.




Figure 3-2: AXI4-Lite Read Response Timing Diagram



---

## Bridge Operation (AXI4)

The AXI AMM Bridge IP supports burst feature in AXI4 mode. Ensure that burst length issued over the AXI Master transaction does not exceed slave supported burst count. Maximum supported burst length is one less than the configured Avalon burst count width.



**IMPORTANT:** *The AXI bus interface property (`MAX_BURST_LENGTH`) in Vivado IP integrator is updated based on the burst count width value. During the IP validation, it might result in a critical warning if the properties do not match. It is an intended critical warning. Ensure the master interface property matches with the bridge interface property.*

---

### Write Operation

The write operation has three functions:

- Address
- Data
- Response

#### ***Address***

The AXI AMM Bridge accepts the AXI4 write address in the idle state. The write address is not accepted if the AXI AMM Bridge is performing a read access.

#### ***Data***

When the address is accepted, the AXI AMM Bridge then starts accepting the data. The `wready` signal is generated based on the `waitrequest` signal from the Avalon slave.

#### ***Response***

The AXI AMM Bridge captures the response from the slave and puts it on write response channel. If the slave does not have any write response, the AXI AMM Bridge terminates the response channel with an OKAY response.




Figure 3-3: AXI4 Write Response Timing Diagram

## Read Operation

The read operation has three functions:

- Address
- Data
- Response

### Address

The AXI AMM Bridge accepts the AXI4 read address in the idle state. The AXI AMM Bridge supports (and accepts) up to four outstanding read requests. In the event of a write and read address coming simultaneously, the read gets the preference.

### Data

The AXI AMM Bridge accepts the `readdata` from the slave and stores it in a FIFO to support outstanding transaction from the AXI4 master. In case of back pressure from the AXI4 interface, the AXI AMM Bridge can hold up to four transaction data. The AXI4 then reads the data from the FIFO.

### Response

The AXI AMM Bridge captures the response from the slave and stores it in the FIFO along with the data. If the slave does not support response generation, the AXI AMM Bridge assumes the response channel to be OKAY.




Figure 3-4: AXI4 Read Response Timing Diagram

# Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 8]
- *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9]
- *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 10]
- *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 11]

---

## Customizing and Generating the Core

This section includes information about using Xilinx tools to customize and generate the core in the Vivado Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 8] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the Vivado IP catalog.
2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9] and the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 10].

**Note:** Figures in this chapter are an illustration of the Vivado Integrated Design Environment (IDE). The layout depicted here might vary from the current version.

Figure 4-1 shows the AXI to Avalon Memory Mapped (AMM) Vivado IDE main configuration screen.




Figure 4-1: AXI AMM Bridge Customize IP

The following settings are generally applicable:

- **Component Name** – The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "\_".
- **AXI Protocol** – Select the AXI protocol (AXI4-Lite/AXI4).
- **AXI Timeout Cycles** – Select the AXI timeout cycles:
  - Select the duration of timeout counter.
  - This counter kicks in when the response or acknowledge from the Avalon is not received within that time. The IP gracefully completes the AXI transaction by issuing an ERROR response.
- **Address Width** – Select the address width of the slave. Set the width of the address to match the Avalon slave.

- **Address Mode of Avalon Slave** – Select the type of addressing on the Avalon side.
  - **Byte Addressing** – AXI address is passed to Avalon

AXI Address	Avalon Address
0x40000000	0x40000000
0x40000004	0x40000004
0x40000008	0x40000008

- **Word Addressing** – Generate Avalon address on data word boundary. For a 32-bit Avalon slave, Avalon addresses are generated as shown here:

AXI Address	Avalon Address
0x40000000	0x400000
0x40000004	0x400001
0x40000008	0x400002

- For a 64-bit Avalon slave, Avalon addresses are generated as shown here:

AXI Address	Avalon Address
0x40000000	0x40000
0x40000008	0x40001
0x40000010	0x40002

- **Avalon Slave Optional Ports** – Select the optional ports of the Avalon interface that are present (or not present) on the Avalon slave.
  - Based on the presence/absence of some of the optional ports, the Vivado IDE asks for the corresponding parameter. For example, if the slave does not have a `readdatavalid` port, then uncheck the box. The Vivado IDE asks for the **Read Latency** of the slave.
  - **Has Readdatavalid** – Select this if this port is present on the Avalon slave. If this port is not present on the Avalon slave, then uncheck this box. In this case, specify the **Read Latency** of the slave.
  - **Has Waitrequest** – If the port is present, the AXI AMM Bridge supports variable wait request using the `waitrequest` signal. If not present, the AXI AMM Bridge gets configured to a fixed wait state.
  - **Has Response** – If this port is present, the AXI AMM Bridge translates the Avalon response to an AXI response. If not present, the AXI AMM Bridge prepares an AXI response for all transactions.
  - **Has Byteenable** – Select to enable specific byte lane(s) during transfers on interfaces of width greater than 8 bits. Each bit in `byteenable` corresponds to a byte in `writedata` and `readdata`.

- **Has Burstcount** – Enable this signal if the port is present in the Avalon slave. This configures width of the burst count port. In AXI4-Lite mode, the AXI AMM Bridge drive burst length of 1 on this port.
- **Avalon Slave Address Segment** – The AXI AMM Bridge supports up to four address segments to allow different address space in the Avalon slave. Enter the ranges for address segment. No two segments can overlap. A value of 0 indicates that the entire address range is valid.

## User Parameters

Table 4-1 shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console).

Table 4-1: Vivado IDE Parameter to User Parameter Relationship

Vivado IDE/IP Integrator Parameter	Default Value	Range	Description
C_PROTOCOL	AXI4Lite	AXI4Lite, AXI4	AXI protocol
C_S_AXI_ADDR_WIDTH	32	1 to 64	Address width of AXI master and Avalon slave
C_S_AXI_DATA_WIDTH	32	32 (When AXI mode is AXI4Lite) 32 to 1,024 when AXI mode is AXI4	Data width of AXI master and Avalon slave
C_NUM_ADDRESS_RANGES	0	0 to 4	Number of valid address segments
C_BASE1_ADDR	0x00000000	0x00000000 to 0xFFFFFFFF0	Base address of first segment
C_BASE2_ADDR	0x00000004	First Segment High Address to 0xFFFFFFFF0	Base address of second segment should be more than First Segment High Address and less than Second Segment High Address
C_BASE3_ADDR	0x00000008	Second Segment High Address to 0xFFFFFFFF0	Base address of third segment
C_BASE4_ADDR	0x0000000C	Third Segment High Address to 0xFFFFFFFF0	Base address of fourth segment
C_HIGH1_ADDR	0x00000003	0x0000000F to 0xFFFFFFFF0	High address of first segment
C_HIGH2_ADDR	0x00000005	First Segment High Address to 0xFFFFFFFF0	High address of second segment
C_HIGH3_ADDR	0x00000009	Second Segment High Address to 0xFFFFFFFF0	High address of third segment
C_HIGH4_ADDR	0x0000000F	Third Segment High Address to 0xFFFFFFFF0	High address of fourth segment
C_HAS_WAIT_REQUEST	Yes	No, Yes	When this parameter is set to 1, waitrequest port is enabled in the bridge.

Table 4-1: Vivado IDE Parameter to User Parameter Relationship (Cont'd)

Vivado IDE/IP Integrator Parameter	Default Value	Range	Description
C_USE_BYTEENABLE	Yes	No, Yes	ByteEnable support
C_FIXED_WRITE_WAIT	1	1 to 255	For interfaces that do not use the waitrequest signal, write wait time specifies the timing in number of clock cycles before a slave accepts a write.
C_FIXED_READ_WAIT	1	1 to 255	For interfaces that do not use the waitrequest signal, read wait Time indicates the timing in number of clock cycles before the slave accepts a read command.
C_HAS_READ_DATA_VALID	Yes	No, Yes	When Fixed, read latency time is defined, readdatavalid is disabled in bridge.
C_READ_LATENCY	1	1 to 63	For interfaces that do not use the readdatavalid signal, read latency indicates the timing in number of clock cycles after the address acceptance data is valid on rdata bus.
C_DPHASE_TIMEOUT <sup>(2)</sup>	32	32, 64, 218, 256	Timing out the transaction when there is no response from Avalon slave for programmed clock cycle duration. This avoids hang scenarios and safely terminates the current transaction.
C_ADDRESS_MODE	Byte addressing	Byte addressing, Word addressing	Specifies the unit for addresses. Address Translation for 32-bit data width. Byte Addressing: 0x0, 0x4, 0x8, 0xC. Word Addressing: 0x0, 0x1, 0x2, 0x3.
C_HAS_RESPONSE	Yes	No, Yes	If supported, it is a Shared response for Read/Write and writeresponsevalid port is enabled. If not supported, bridge generates AXI response, writeresponsevalid port is disabled.
C_AVM_BURST_WIDTH	4	1 to 11	To find the bus width of burst count
C_S_AXI_ID_WIDTH	1	1 to 16	ID width of AXI



Table 4-1: Vivado IDE Parameter to User Parameter Relationship (Cont'd)

Vivado IDE/IP Integrator Parameter	Default Value	Range	Description
C_BEGIN_BURST_TRANSFER	1	0, 1	Beginbursttransfer signal enablement
C_NUM_OUTSTANDING	2	1 to 4	Maximum outstanding read transactions

**Notes:**

1. Base address should always be aligned to data width.
2. Whenever there is no response from Avalon slave for the configured C\_DPHASE\_TIMEOUT clock cycles, bridge deasserts the control signals and terminates the AXI transaction with an error response. This feature is added to avoid hang scenarios in a system. When this occurs, transaction on the Avalon side is terminated prematurely. It might lead to protocol violations on the Avalon side.

## Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9].

## Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

### Required Constraints

This section is not applicable for this IP core.

### Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

### Clock Frequencies

This section is not applicable for this IP core.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

## Banking

This section is not applicable for this IP core.

## Transceiver Placement

This section is not applicable for this IP core.

## I/O Standard and Placement

This section is not applicable for this IP core.

---

## Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 11].



---

**IMPORTANT:** For cores targeting 7 series or Zynq-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.

---

---

## Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9].

---

## Packaging Avalon Slave Interface

The new Avalon bus interface is created and is available in the Vivado 2016.3 release. For system migration, the Avalon slave IP has to be packaged for Vivado using the Avalon bus interface (Figure 4-2). This allows Avalon IP to integrate with the Vivado IP integrator system.

To package the Avalon slave IP, follow the steps mentioned in the *Vivado Design Suite Tutorial: Creating and Packaging Custom IP* (UG1119) [Ref 7].




Figure 4-2: AXI AMM Bridge Bus Interface

## Creating an IP Integrator Design

Figure 4-3 shows an IP integrator design that uses the axi\_amm\_bridge and a packaged Avalon memory map slave (avalon\_slave\_0).




Figure 4-3: AXI AMM Bridge with an IP Integrator Design

# Example Design

This chapter contains information about the example design provided in the Vivado® Design Suite.

---

## Overview

The example design demonstrates the usage of the `axi_amm_bridge`. It uses the `axi_traffic_generator` IP to generate the AXI4-Lite traffic. The Avalon slave is modeled as a memory with the Avalon interface. The `axi_traffic_generator` (ATG) initiates writes to the Avalon slave. The ATG then reads this data and compares the same.

The example design contains the following:

- An instance of the AXI AMM Bridge core
- Clocking wizard to generate clock signals for the example design
- Traffic generator for AXI4 and AXI4-Lite interfaces
- An instance of the Avalon slave memory model
- IP is verified by data comparison by writing to slave memory and is read back from the same location

**Note:** The example design and the Avalon slave are not generic designs. The example design and the Avalon slave are generated based on the IP configuration. The Avalon slave in the example design works only with the corresponding bridge configuration. Xilinx does not recommend modifying the ATG COE configuration.




Figure 5-1: AXI AMM Bridge Example Design

## Implementing the Example Design

After following the steps described in [Chapter 4, Customizing and Generating the Core](#), implement the example design using the following instructions:

1. Right-click the core in the Hierarchy window, and select **Open IP Example Design**.
2. A new window pops up, asking you to specify a directory for the example design. Select a new directory or keep the default directory.
3. A new project is automatically created in the selected directory and it is opened in a new Vivado IDE window.
4. In the Flow Navigator (left pane), click **Run Implementation** and follow the directions.

### Example Design Directory Structure

In the current project directory, a new project named `<component_name>_example` is created and the files are generated in `<component_name>_example.src/sources_1/ip/<component_name>/` directory. This directory and its subdirectories contain all the source files that are required to create the AXI AMM Bridge example design.

The example design directory is created in `<component_name>_example.src/sources_1/imports/<component_name>`. It contains the following generated example design top files:

- `<component_name>_exdes.v` – Top-level HDL file for the example design
- `<component_name>_ava_slv.v` – Example design slave model

---

## Simulating the Example Design

Using the example design delivered as part of the AXI AMM Bridge, you can quickly simulate and observe the behavior of the core.

### Setting up the Simulation

The Xilinx simulation libraries must be mapped to the simulator. To set up the Xilinx simulation models, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 11]. To switch simulators, click **Simulation Settings** in the Flow Navigator (left pane). In the Simulation options list, change **Target Simulator**.

The example design supports functional (behavioral) and post-synthesis simulations. For information how to run simulation, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 11].

### Simulation Results

The simulation script compiles the AXI AMM Bridge example design and supporting simulation files. It then runs the simulation and checks that it completed successfully.

If the test passes, the following message is displayed:

```
Test Completed Successfully
```

If the test hangs, the following message is displayed:

```
Test Hanged
```

If the test fails, the following message is displayed:

```
Test Failed
```

# Test Bench

There is no test bench for this IP core release.



# Upgrading

This appendix is not applicable for the first release of the core.

# Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

---

## Finding Help on Xilinx.com

To help in the design and debug process when using the AXI to Avalon Memory Mapped (AMM), the [Xilinx Support web page](#) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

### Documentation

This product guide is the main document associated with the AXI AMM Bridge. This guide, along with documentation related to all products that aid in the design process, can be found on the [Xilinx Support web page](#) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the [Downloads page](#). For more information about this tool and the features available, open the online help after installation.

### Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

## Master Answer Record for the AXI AMM Bridge

AR: [67962](#)

## Technical Support

Xilinx provides technical support at the [Xilinx Support web page](#) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](#).

---

## Debug Tools

There are many tools available to address AXI AMM Bridge design issues. It is important to know which tools are useful for debugging various situations.

### Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [\[Ref 13\]](#).

# Additional Resources and Legal Notices

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

---

## References

These documents provide supplemental material useful with this product guide:

1. Instructions on how to download the ARM® AMBA® AXI specifications are at [ARM AMBA Specifications](#). See the:
  - AMBA AXI4 Protocol Specification
  - AMBA4 AXI4-Stream Protocol Specification
2. [Avalon Interface Specifications](#)
3. *7 Series FPGAs Overview* ([DS180](#))
4. *Vivado Design Suite: AXI Reference Guide* ([UG1037](#))
5. *Xilinx Software Development Kit User Guide: System Performance Analysis* ([UG1145](#))
6. *System Performance Analysis of an All Programmable SoC* ([XAPP1219](#))
7. *Vivado Design Suite Tutorial: Creating and Packaging Custom IP* ([UG1119](#))
8. *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#))
9. *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
10. *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
11. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))
12. *ISE to Vivado Design Suite Migration Guide* ([UG911](#))
13. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#))
14. *Vivado Design Suite User Guide: Implementation* ([UG904](#))

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/05/2016	1.0	Initial Xilinx release.

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.