

AXI Memory Mapped to Stream Mapper v1.0

Product Guide for Vivado Design Suite

PG102 March 20, 2013

Table of Contents

IP Facts

Chapter 1: Overview

Feature Summary	6
Unsupported Features	6
Licensing and Ordering Information	7

Chapter 2: Product Specification

TDATA Packing	10
Standards	11
Performance	11
Resource Utilization	12
Port Descriptions	12

Chapter 3: Designing with the Core

Clocking	14
Resets	14
Protocol Description	14

Chapter 4: Customizing and Generating the Core

Vivado Integrated Design Environment (IDE)	15
Output Generation	19

Chapter 5: Constraining the Core

Appendix A: Debugging

Finding Help on Xilinx.com	22
Debug Tools	23
Hardware Debug	24
Interface Debug	25

Appendix B: Additional Resources

Xilinx Resources	26
----------------------------	----

References	26
Revision History	27
Notice of Disclaimer	27

Introduction

The function of the AXI Memory Mapped to Stream Mapper IP (axi_mm2s_mapper) is to encode and decode AXI4 Memory-Mapped (AXI4-MM) transactions into AXI4-Stream (AXI4-S) transfers. This allows AXI-MM transactions to be transported across AXI4-S networks.

Features

- Encapsulates AXI4-MM slave interface transactions onto two AXI4-S interfaces.
 - Supports AXI4 only.
- Expands AXI4-S transaction into AXI4-MM master interface transactions.
- Supports both encapsulation (S_AXI interface) and expansion (M_AXI interface) in a single module.
 - Ideal for loopback testing.
 - Allows for cross communication with AXI4-MM masters and slaves on both sides of AXI4-S link while only using two AXI4-S interfaces.
- Can be used with Aurora Solution for chip-to-chip bus communication.
- AXI4-S TDATA width can be set independently of the AXI4-MM interface. When necessary, an AXI4-MM transfer can be split into multiple AXI4-S transfers to support desired AXI4-S TDATA width.

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Virtex®-7, Kintex™-7, Artix™-7
Supported User Interfaces	AXI4, AXI4-Stream
Resources	See Table 2-1 .
Provided with Core	
Design Files	Verilog RTL
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	Not Provided
Simulation Model	Verilog Behavioral
Supported S/W Driver ⁽²⁾	N/A
Tested Design Flows⁽³⁾	
Design Entry	Vivado™ Design Suite
Simulation	Mentor Graphics Questa SIM, Vivado Simulator, Cadence Incisive
Synthesis	Vivado Synthesis
Support	
Provided by Xilinx @ www.xilinx.com/support	

Notes:

1. For a complete listing of supported devices, see the Vivado IP Catalog.
2. Standalone driver details can be found in the SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from [//wiki.xilinx.com](http://wiki.xilinx.com).
3. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Overview

The function of the AXI Memory-Mapped to Stream Mapper IP (`axi_mm2s_mapper`) is to encapsulate AXI4 Memory-Mapped (AXI4-MM) transactions onto a pair of AXI4-Stream (AXI4-S) interfaces. This allows use of the AXI4-S components which are generally smaller in area, faster in frequency, and allow more flexibility in system designs. The AXI Memory-Mapped to Stream Mapper IP is intended to be used in pairs with one side of the pair converting the AXI4-MM transactions to AXI4-Stream transactions and the other half to perform in the inverse operation to expand the AXI4-S transactions to AXI4-MM transactions. This IP can convert AXI4-MM transfers is ideal for using device to device communications when using the Xilinx Aurora protocol.

The AXI4-MM Write Address, Read Address, and Write Data channels are mapped onto one AXI4-S master interface while the Read Data and Write Response channels are mapped onto one AXI4-S slave interface. Together the two AXI4-S interfaces can carry the five AXI4-MM channels by multiplexing them in time. As the burst length of the AXI4-MM transaction is increased, the write data bandwidth lost due to time multiplexing will be minimized. Read data bandwidth can be maximized if the number of write responses sent during read transactions are minimized.

Each IP instance is capable of supporting both AXI4-MM master and AXI4-MM slave interfaces to support master/slave communication on both sides of the `axi_mm2s_mapper` pairs. The AXI4-S TDATA width can be configured to any arbitrary number of bytes.



IMPORTANT: *Each side of the `axi_mm2s_mapper` pair must be configured identically.*

When configuring TDATA widths that are smaller than the encapsulation size of the AXI4-MM transfer, the transfer is broken into multiple AXI4-S transfers and then re-assembled at the endpoint seamlessly.




Figure 1-1: AXI MM2S Encapsulate and Expand

Feature Summary

The IP module always has two AXI4-Stream interfaces: one master and one slave. The interfaces can be configured to have any TDATA width between 1 and 512 bytes. The interfaces also contain the TKEEP, TLAST, and TID (width of 3 bits) signals.

The IP module can be configured to have either a AXI4-MM master interface, AXI4-MM slave interface or both. The interfaces support variable ADDR, ID and USER signals.

A single clock and active-Low reset is supported.

Unsupported Features

Only the AXI4-MM interface is supported. If using AXI3 or AXI4-Lite, one conversion module should be used to convert to AXI4-MM before the mapper encapsulation. A second conversion module should then convert back to the desired protocol after the mapper expansion.


The AXI4-MM signals REGION and QOS are not supported. If these signals are used in the system they can be mapped onto the USER signals.

Licensing and Ordering Information

This Xilinx® LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado™ Design Suite under the terms of the [Xilinx End User License](#). Information about this and other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Figure 2-1 shows a simplified block diagram of the AXI Memory Mapped to Stream Mapper. The paths designated in blue are related to the AXI4 slave interface (encapsulation), while the paths designated in red are related to the AXI4 master interface (expansion). The data width converters are instantiated optionally when the `TDATA` width is smaller than the vector of all the signals in the corresponding AXI4-MM channel.




X13162

Figure 2-1: Top-Level Block Diagram

TDATA Packing


The AXI4 Memory mapped transfers are packed onto the AXI4-Stream TDATA signal. This section describes how the AXI4 transactions are mapped.

Packing of AXI4 Memory Mapped Address Channels to AXI4-Stream TDATA




*Packing shown for widths AxADDR = 32 bits, AxID = 4 bits and AxUSER = 4 bits.

Packing of AXI4 Memory Mapped Write Data Channel to AXI4-Stream TDATA




*Packing shown widths for WDATA = 64 bits, and WUSER = 4 bits.

Packing of AXI4 Memory Mapped Write Response Channel to AXI4-Stream TDATA



*Packing shown for widths BID = 4 bits, and BUSER = 4 bits.

Packing of AXI4 Memory Mapped Read Data Channel to AXI4-Stream TDATA



*Packing shown for widths RDATA = 64 bits, RID = 4 bits, and RUSER = 4 bits.

Figure 2-2: AXI4 Memory Mapped to AXI4-Stream TDATA Packing

The AXI4 Memory Mapped to AXI4-Stream TDATA packing is shown in Figure 2-2.

The AXI4 Memory Mapped signals are packed onto the LSB of the TDATA signals. With an address of 32 bits and a 4-bit ID, 9 bytes of TDATA are needed to map the address channels. If the address or ID are reduced by 1 bit, then the transfer can fit into 8 bytes of TDATA.

Adding USER bits may cause a spillover into nine or more bytes, which may cause degraded performance.

The write data channel requires 5 bytes of TDATA if a WDATA width of 4 bytes is configured. Assuming no user signals, the number of TDATA bytes required for each of the WDATA widths in the write channel can be calculated as:

$$W_{TDATA} = W_{WDATA} + \text{ceil}\left(\frac{W_{WDATA} + 1}{8}\right)$$

where W_x is the width in bytes of signal x .

The read address, write address, and write data channels are multiplexed onto one outgoing Stream and are zero padded at the end to extend the packing width to be an integer multiple of the specified TDATA width. A downsizer will then be used to appropriately split the transactions if necessary.

The write response channel always requires 1 byte of TDATA or more if BID exceeds 6 bits.

The read data channel always requires a minimum of the number of RDATA bytes + 1.

The write response and the read data channels are expanded from one incoming stream. An upsizer is used to merge the transactions back to one transfer if necessary.

Standards

The AXI interfaces conform to the Advanced Microcontroller Bus Architecture (AMBA®) AXI version 4 specification from Advanced RISC Machine (ARM®). See the *ARM AMBA AXI Protocol v2.0* [Ref 1].

Performance

Maximum performance can be obtained by choosing an AXI4-Stream TDATA width that is greater than the width of the widest channel when converted to a vector. If the TDATA width is smaller than the AXI4-MM channel, the transfer must be converted into multiple AXI4-S transfers.

Resource Utilization

Resources required for the axi4_mm2s_mapper core have been estimated for the Kintex™-7 XC7K325T-FFG900-1 FPGA (Table 2-1). These values were generated using the Vivado™ IP Catalog. They are derived from post-implementation reports, and may deviate slightly under different circumstances.

Table 2-1: Kintex-7 XC7K325T-FFG900-1 FPGA Resource Estimates

Feature	LUTs	FFs	Block RAMs	DSP48A
Widths(bits): <ul style="list-style-type: none"> • ADDR = 24 • DATA = 128 • ID = 4 • TDATA = 64 	844	898	0	0

Port Descriptions

The following ports are described in this section:

- [Global Ports](#)
- [AXI4 Memory Mapped Ports](#)
- [AXI4-Stream Ports](#)

Global Ports

Table 2-2: Global Port Descriptions

Name	Description
ACLK	The global clock signal. All signals are sampled on the rising edge of ACLK.
ARESETN	The global reset signal. ARESETN is active-Low.

AXI4 Memory Mapped Ports

This IP core uses the standard AXI4 memory mapped ports. See the ARM AMBA specification [Ref 2] for a description of the ports.

AXI4-Stream Ports

Table 2-3: AXI4-Stream Port Descriptions

Name	Description
S_AXIS_TVALID M_AXIS_TVALID	TVALID indicates that the master is driving a valid transfer. A transfer takes place when both TVALID and TREADY are asserted.
S_AXIS_TREADY M_AXIS_TREADY	TREADY indicates that the slave can accept a transfer in the current cycle.
S_AXIS_TDATA [(C_AXIS_TDATA_WIDTH-1):0] M_AXIS_TDATA [(C_AXIS_TDATA_WIDTH-1):0]	TDATA is the primary payload that is used to provide the data that is passing across the interface. The width of the data payload is an integer number of bytes.
S_AXIS_TKEEP [(C_AXIS_TDATA_WIDTH/8-1):0] M_AXIS_TKEEP [(C_AXIS_TDATA_WIDTH/8-1):0]	TKEEP is the byte qualifier that indicates whether the content of the associated byte of TDATA is processed as part of the data stream. Associated bytes that have the TKEEP byte qualifier deasserted are null bytes and can be removed from the stream.
S_AXIS_TLAST M_AXIS_TLAST	TLAST indicates the boundary of a packet.
S_AXIS_TID [(C_AXIS_TID_WIDTH-1):0] M_AXIS_TID [(C_AXIS_TID_WIDTH-1):0]	TID provides routing information for the data stream.

Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Clocking

The IP core has one clock input, `ACLK`, that must be synchronous to all AXI interfaces on the module.

Resets

The IP core has one active-Low reset input, `ARESETN`, that must be synchronous with the `ACLK` signal.

Protocol Description

The AXI interfaces follow the standard AXI protocol. They use the `VALID/READY` handshake signals to pass data. For specific information about the ARM AXI interfaces, see the ARM documentation [\[Ref 1\]](#).

Customizing and Generating the Core

This chapter includes information about using Xilinx tools to customize and generate the core in the Vivado™ Design Suite environment.

Vivado Integrated Design Environment (IDE)

The options for customizing the AXI Memory Mapped to Stream Mapper IP, shown in [Figure 4-1](#), are described below.

The screenshot shows the 'Customize IP' dialog box for the component 'axi_mm2s_mapper_v1_0_0'. The dialog is organized into three main sections:

- AXI Memory Mapped Properties:** This section contains five configuration options:
 - Address Width: 32 (Range: 1...64)
 - Data Width: 32 (dropdown menu)
 - ID Width: 0 (dropdown menu)
 - Support Address Region Signals: No (dropdown menu)
 - Interfaces: Both (dropdown menu)
- User signal widths:** This section contains five configuration options for user-defined signal widths:
 - AWUSER Width: 0 (Range: 0...1024)
 - ARUSER Width: 0 (Range: 0...1024)
 - WUSER Width: 0 (Range: 0...1024)
 - RUSER Width: 0 (Range: 0...1024)
 - BUSER Width: 0 (Range: 0...1024)
- AXI4-Stream Properties:** This section contains one configuration option:
 - TDATA Width (bytes): 1 (Range: 1...512)

Figure 4-1: Vivado IP Catalog: The Customize IP Dialog Box

AXI Memory Mapped Properties

Address Width

- Description: Width of all ADDR signals for S_AXI and M_AXI interfaces.
- Format/Range: Integer (12-64)
- Default Value: 32

Data Width

- Description: Width of all DATA signals for s_AXI and M_AXI interfaces.
- Format/Range: Integer (32, 64, 128, 256, 512, 1024)
- Default Value: 32

ID Width

- Description: Width of all ID signals on the S_AXI and M_AXI interfaces.
- Format/Range: Integer (0-32)
- Default Value: 0

Supports Address Region Signals

- Description: Adds Region signals to the S_AXI and M_AXI interfaces. This option will be removed in a future release.
- Format/Range: String (Yes, No)
- Default Value: No



RECOMMENDED: *Do not change this option.*

Interfaces

- Description: Specifies which AXI4-MM interfaces are present on the IP
- Format/Range: String (Both, M_AXI, S_AXI)
- Default Value: Both

User Signal Widths

AWUSER Signal Width

- Description: Width of AWUSER signals (if any) for all AXI4-MM interfaces.
- Format/Range: Integer (0-1024)
- Default Value: 0

ARUSER Signal Width

- Description: Width of ARUSER signals (if any) for all AXI4-MM interfaces.
- Format/Range: Integer (0-1024)
- Default Value: 0

WUSER Signal Width

- Description: Width of WUSER signals (if any) for all AXI4-MM interfaces.
- Format/Range: Integer (0-1024)
- Default Value: 0

RUSER Signal Width

- Description: Width of RUSER signals (if any) for all AXI4-MM interfaces.
- Format/Range: Integer (0-1024)
- Default Value: 0

BUSER Signal Width

- Description: Width of BUSER signals (if any) for all AXI4-MM interfaces.
- Format/Range: Integer (0-1024)
- Default Value: 0

AXI4-Stream Properties


TDATA Width (bytes)

- Description: Specifies the width in bytes of the TDATA signal on the M_AXIS and S_AXIS interfaces.
- Format/Range: Integer (1-512)

- Default Value: 1

Output Generation

The AXI Memory Mapped to Stream IP output files are organized in the following IP source directory:



Note: *<component_name>* is the named specified in the Vivado IP catalog.

The relevant contents of the directories are described in the following sections.

Vivado Design Suite Project Files

The project directory contains all the Vivado IP catalog project files.

Table 4-1: Project Directory

Name	Description
<i><project_dir></i>	
<i><component_name>.xci</i>	Vivado tools IP configuration options file. This file can be imported into any Vivado tools design and be used to generate all other IP source files.
<i><component_name>.{veo vho}</i>	IP instantiation template.

[Back to Top](#)

Note: *<component_name>* is the named specified in the Vivado IP catalog.

IP Source Files

The IP sources are held in the IP source subdirectories. Only Verilog RTL source files are provided.

Table 4-2: IP Source Files

Name	Description
<project_directory>/<project_directory>.srcs/sources_1/ip/<component_name>	
/hdl/verilog/*.v	IP source files.
/synth/<component name>.v	IP generated top-level file for synthesis. Optional, generated if synthesis target selected.
/sim/<component name>.v	IP generated top-level file for simulation. Optional, generated if simulation target selected.

[Back to Top](#)

Note: <component_name> is the named specified in the Vivado IP catalog.

Constraining the Core

There are no constraints associated with this core.

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools. In addition, this appendix provides a step-by-step debugging process and a flow diagram to guide you through debugging the AXI Memory Mapped to Stream Mapper core.

The following topics are included in this appendix:

- [Finding Help on Xilinx.com](#)
- [Debug Tools](#)
- [Hardware Debug](#)
- [Interface Debug](#)

Finding Help on Xilinx.com

To help in the design and debug process when using the AXI Memory Mapped to Stream Mapper, the [Xilinx Support web page](http://www.xilinx.com/support) (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support WebCase.

Documentation

This product guide is the main document associated with the AXI Memory Mapped to Stream Mapper. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (www.xilinx.com/support) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (www.xilinx.com/download). For more information about this tool and the features available, open the online help after installation.

Known Issues

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product.

Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can also be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Contacting Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

Xilinx provides premier technical support for customers encountering issues that require additional assistance.

To contact Xilinx Technical Support:

1. Navigate to www.xilinx.com/support.
2. Open a WebCase by selecting the [WebCase](#) link located under Support Quick Links.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.

Debug Tools

There are many tools available to address AXI Memory Mapped to Stream Mapper design issues. It is important to know which tools are useful for debugging various situations.

Vivado Lab Tools

Vivado inserts logic analyzer and virtual I/O cores directly into your design. Vivado Lab Tools allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado IDE that is used for logic debugging and validation of a design running in Xilinx FPGA devices in hardware.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

Reference Boards

Various Xilinx development boards support AXI Memory Mapped to Stream Mapper. These boards can be used to prototype designs and establish that the core can communicate with the system.

- 7 series FPGA evaluation boards
 - KC705
 - KC724

Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The ChipScope debugging tool is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the ChipScope debugging tool for debugging the specific problems.

Many of these common issues can also be applied to debugging design simulations. Details are provided on General Checks.

General Checks

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.

- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the `LOCKED` port.
 - If your outputs go to 0, check your licensing.
-

Interface Debug

AXI4-Stream Interfaces

If data is not being transmitted or received, check the following conditions:

- If transmit `m_axis_tready` is stuck low following the `s_axis_tvalid` input being asserted, the core cannot send data.
- If the receive `s_axis_tvalid` is stuck low, the core is not receiving data.
- Check that the `ACLK` inputs are connected and toggling.
- Check core configuration.
- Add appropriate core specific checks.

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm.

References

These documents provide supplemental material useful with this product guide:

1. [ARM® AMBA® AXI Protocol v2.0 \(ARM IHI 0022C\)](#)
2. [AMBA AXI4-Stream Protocol Specification](#)
3. *Vivado Design Suite Migration Methodology Guide* ([UG911](#))
4. [Vivado Design Suite User Documentation](#)
5. *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/20/2013	1.0	Initial Xilinx release. Originally released as Early Access for 2012.4 in 12/18/2012.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2012-2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.