

Introduction

The Xilinx® LogiCORE™ IP JESD204 core implements a JESD204A or JESD204B interface supporting a line rate of up to 6.25 Gb/s on 1, 2 or 4 lanes using GTX transceivers in Virtex®-6 and Kintex™-7 FPGAs. The JESD204 core can be configured as Transmit or Receive.

Features

- Designed to JEDEC JESD204A [Ref 1] and JESD204B [Ref 3]
- Supports 1, 2 and 4 lane configurations
- Supports Initial Lane Alignment
- Supports Scrambling
- Supports 1-256 Octets per frame
- Supports 1-32 Frames per Multi frame
- Physical and Data Link Layer functions provided
- AXI4-Lite Configuration Interface
- AXI4-Stream Data Interface [Ref 2]
- Delivered by CORE Generator™ software

LogiCORE IP Facts Table					
Core Specifics					
Supported Device Family ⁽¹⁾	Virtex-6 Kintex-7				
Supported User Interfaces	AXI4-Stream, AXI4-Lite Control/Status				
Resources					
Configuration	Slices	FFs	LUT	BUFG	Block RAM36
Rx 1 Lane	430	880	1300	4 ⁽²⁾	1
Rx 2 Lane	920	1500	2070	4 ⁽²⁾	2
Rx 4 Lane	1750	2750	3800	4 ⁽²⁾	4
Tx 1 Lane	410	620	950	3	0
Tx 2 Lane	520	810	1230	3	0
Tx 4 Lane	770	1180	1740	3	0
Provided with Core					
Documentation	Product Specification User Guide				
Design Files	NGC Netlist				
Example Design	Verilog				
Test Bench	Verilog				
Constraints File	UCF				
Simulation Model	Verilog				
Tested Design Tools ⁽³⁾					
Design Entry Tools	ISE software				
Simulation	ModelSim				
Synthesis Tools	XST				
Support					
Provided by Xilinx @ www.xilinx.com/support					

1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. Four BUFGs required on Virtex-6 devices, two on Kintex-7 devices.
3. For the supported versions of the tool, see the [ISE Design Suite 13: Release Notes Guide](#).

Overview

JESD204 is a high-speed serial interface designed to connect Analog-to-Digital Converter (ADCs) and Digital-to-Analog Converter (DACs) to logic devices. The JESD204 interface is specified in the JEDEC JESD204A Specification 2008 [Ref 1] and the JEDEC JESD204B Specification 2011 available from www.jedec.com [Ref 3].

Applications




Figure 1: ADC Application




Figure 2: DAC Application

Functional Description




Figure 3: Transmitter

Description of Transmitter

- AXI4-Stream Interface for each lane
- Integrated Logic Analyzer (ILA) Generation for each lane
- Scrambling for each lane
- Alignment character insertion logic for each lane
- Control State Machine and Sync interface
- Transceiver Wrapper Logic
- Block Level Wrapper




Figure 4: Receiver

Description of Receiver

- AXI4-Stream Interface for each lane
- ILA Capture for each lane
- Descrambling for each lane
- Alignment character detection and replacement logic for each lane
- Control State Machine and Sync interface
- Transceiver Wrapper Logic
- Block Level Wrapper
- Sample Mapping logic (optional)

References

To search for Xilinx documentation, go to <http://www.xilinx.com/support>.

To search for JESD204 documentation, go to <http://www.jedec.org>

1. JEDEC JESD204A April, 2008
2. Xilinx AXI User Guide
3. JEDEC JESD204B July, 2011

Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Ordering Information

A free evaluation version of the core is provided with the Xilinx CORE Generator software, which lets you assess the core functionality and demonstrates the various interfaces of the core in simulation. After purchase, the core can be downloaded from the [Xilinx IP Center](#) for use with the CORE Generator software v13.3 and higher. The CORE Generator software is bundled with ISE® Design Suite v13.3 software at no additional charge.

Contact your [Xilinx sales representative](#) for pricing and availability about the JESD204 core or go to the JESD204 product page for additional information.

List of Acronyms

Table 1: List of Acronyms

Acronym	Spelled Out
ADC	Analog-to-Digital Converter
AXI	Advanced eXtensible Interface
DAC	Digital-to-Analog Converter
DSP	Digital Signal Processing
FF	Flip-Flop
FPGA	Field Programmable Gate Array
ILA	Initial Lane Alignment
IP	Intellectual Property
ISE	Integrated Software Environment
JESD	JEDEC Standard
LUT	Lookup Table
NGC	Native Generic Circuit
RAM	Random Access Memory
Rx	Receive or Receiver
Tx	Transmit or Transmitter
XST	Xilinx Synthesis Technology

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
10/19/11	1.0	Initial Xilinx Release

Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.