

## Introduction

The Xilinx LogiCORE™ IP LTE Uplink Channel Decoder implements an AXI4 compliant, high-performance, optimized decoder block for the 3GPP TS 36.212 v9.3.0 Uplink Shared Channel (UL-SCH).

## Features

- AXI4 compliant interfaces
- Uplink Shared Channel decoder for 3GPP TS 36.212 v9.3.0
- Transport Block Decoder and Channel Quality Information Decoder sub-components can be generated as stand-alone cores
- TDD/FDD compliant
- Support for on or off chip codeword buffering
- Integrated descrambling
- Integrated LLR calculation
- Fully decoupled decoding chains
- Fully optimized for speed and area
- Fully synchronous design using a single clock
- Bit Accurate C model
- Customer demonstration test bench
- User guide available for detailed information on core usage
- For use with Xilinx CORE Generator™ tool 13.2

LogiCORE IP Facts	
<b>Core Specifics</b>	
Supported Device Family <sup>(1)</sup>	Virtex <sup>®</sup> -7, Kintex™-7, Artix™-7, Zynq™-7000, Virtex-6, Virtex-5
Supported User Interfaces	AXI4, AXI4-Stream
<b>Provided with Core</b>	
Documentation	Product Specification User Guide
Design Files	Netlist and C model
Example Design	N/A
Test Bench	VHDL
Constraints File	N/A
Simulation Model	Verilog and VHDL UNISIM model, C model and MATLAB model
<b>Tested Design Tools</b>	
Design Entry Tools	CORE Generator tool 13.2
Simulation <sup>(2)</sup>	Mentor Graphics ModelSim Cadence Incisive Enterprise Simulator (IES) Synopsys VCS and VCS MX ISim
Synthesis Tools	XST 13.2
<b>Support</b>	
Provided by Xilinx, Inc.	

1. For the complete list of supported devices, see the [release notes](#) for this core.
2. For the supported version of the tools, see the ISE Design Suite 13: [Release Notes Guide](#)

## Functional Description

The LTE UL Channel Decoder core provides a decoder solution for the 3GPP 36.212 uplink shared channel. The architecture has been designed to provide efficient use of the FPGA resources while also offering a streaming interface to reduce system-level overhead.

## Additional Documentation and Supporting Materials

A full data sheet and additional supporting materials (C models and accompanying user guide documentation) are available for this core. Access to this material may be requested by clicking on this registration link: [www.xilinx.com/member/lte\\_ul\\_channel\\_dec\\_eval/index.htm](http://www.xilinx.com/member/lte_ul_channel_dec_eval/index.htm).

## Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

See the IP Release Notes Guide ([XTP025](#)) for further information on this core.

For each core, there is a master Answer Record that contains the Release Notes and Known Issues list for the core being used. The following information is listed for each version of the core:

- New Features
- Bug Fixes
- Known Issues

## Ordering Information

The LTE UL Channel Decoder core is provided under the [SignOnce IP Site License](#) and can be generated using the Xilinx CORE Generator software v13.2. The CORE Generator software is shipped with Xilinx ISE Design Suite software.

To access the full functionality of the core, including simulation and FPGA bitstream generation, a full license must be obtained from Xilinx. For more information, visit the LTE UL Channel Decoder [product page](#).

This product requires the separately licensed 3GPP LTE Turbo Decoder LogiCORE. For more information, see the 3GPP LTE Turbo Decoder [product page](#)

Contact your local Xilinx [sales representative](#) for pricing and availability of additional Xilinx LogiCORE IP modules and software. Information about additional Xilinx LogiCORE IP modules is available on the Xilinx [IP Center](#).

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
06/22/11	1.0	Initial Xilinx release.
08/15/11	1.1	Updated to include web registration information.

## Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.