MIPI DSI Transmitter Subsystem v1.0

Product Guide

Vivado Design Suite

PG238 April 6, 2016
# Table of Contents

**IP Facts**

**Chapter 1: Overview**

- Sub-core Details ................................................................. 6
- Applications ................................................................. 10
- Unsupported Features ......................................................... 10
- Licensing and Ordering Information ................................... 10

**Chapter 2: Product Specification**

- Standards ................................................................. 12
- Resource Utilization ....................................................... 12
- Port Descriptions ......................................................... 12
- Register Space ............................................................. 13

**Chapter 3: Designing with the Subsystem**

- General Design Guidelines .............................................. 21
- Shared Logic ............................................................... 21
- Clocking ................................................................. 25
- Resets ................................................................. 25
- Protocol Description ................................................... 26

**Chapter 4: Design Flow Steps**

- Customizing and Generating the Subsystem ......................... 29
- Constraining the Subsystem ............................................. 31
- Simulation ............................................................... 32
- Synthesis and Implementation .......................................... 32

**Appendix A: Verification, Compliance, and Interoperability**

**Appendix B: Debugging**

- Finding Help on Xilinx.com ............................................. 34
- Debug Tools .............................................................. 35
- Hardware Debug .......................................................... 36
- Interface Debug ............................................................ 36
Appendix C: Application Software Development

Appendix D: Additional Resources and Legal Notices

Xilinx Resources ................................................................. 39
References ................................................................. 39
Revision History ............................................................ 40
Please Read: Important Legal Notices .................................. 40
Introduction

The Mobile Industry Processor Interface (MIPI) Display Serial Interface (DSI) Transmitter Subsystem implements a DSI transmit interface in adherence to the MIPI DSI standard v1.3 (Type 4 architecture) [Ref 1]. The subsystem receives a pixel stream from an AXI4-Stream interface and inserts the required markers (such as hsync start, hsync end, etc.) in accordance to the DSI protocol and user programmed options. The packet framed is sent over an MIPI DPHY Transmitter based on the number of lanes selected. The subsystem allows fast selection of the top-level parameters and automates most of the lower level parameterization. The AXI4-Stream interface allows a seamless interface to other AXI4-Stream-based subsystems.

Features

- 1-4 Lane Support
- Line rates ranging from 80 to 1500 Mb/s
- Supports all mandatory data types with fixed Virtual Channel Identifier (VC) of 0
- Programmable EoTp generation support
- ECC generation for packet header
- CRC generation for data bytes (optional)
- Pixel-to-byte conversion based on data format
- AXI4-Lite interface to access core registers
- Compliant with AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] for input video stream
- Interrupt generation to indicate subsystem status information

IP Facts Table

| Subsystem Specifics |
|---------------------|-------------------|
| Supported Device Family(1) | UltraScale+™ Families |
| Supported User Interfaces | Zynq® UltraScale+ MPSoC |
| Resources | AXI4-Lite, AXI4-Stream |

Provided with Subsystem

| Design Files | Encrypted RTL |
| Example Design | Not Provided |
| Test Bench | Not Provided |
| Constraints File | XDC |
| Simulation Model | Not Provided |
| Supported S/W Driver(2) | Standalone |

Tested Design Flows(3)

| Design Entry | Vivado® Design Suite |
| Simulation | For supported simulators, see the Xilinx Design Tools: Release Notes Guide. |
| Synthesis | Vivo Synthesis |

Support

Provided by Xilinx at the Xilinx Support web page

Notes:

1. For a complete list of supported devices, see the Vivado IP catalog.
2. Standalone driver details can be found in the SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from the Xilinx Wiki page.
3. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
Overview

MIPI DSI TX subsystem allows you to quickly create systems based on the MIPI protocol. It interfaces between the Video Processing Subsystem and MIPI-based displays. An internal high-speed physical layer design, D-PHY, is provided to allow direct connection to display peripherals. The top-level customization parameters select the required hardware blocks needed to build the subsystem. Figure 1-1 shows the subsystem architecture.

The subsystem consists of the following sub-blocks:

- MIPI D-PHY
- MIPI DSI TX Controller
- AXI Crossbar

![Subsystem Architecture Diagram]
Sub-core Details

**MIPI-DPHY**

The MIPI D-PHY IP core implements a D-PHY TX interface and provides PHY protocol layer support compatible with the DSI TX interface. See the *MIPI D-PHY LogiCORE IP Product Guide* (PG202) [Ref 4] for more information.

**MIPI DSI TX Controller**

The MIPI DSI TX Controller core consists of multiple layers defined in the MIPI DSI TX 1.3 specification, such as the lane management layer, low level protocol, and pixel-to-byte conversion.

The DSI TX Controller core receives stream of image data through an input stream interface. Based on the targeted display peripheral supported resolution and timing requirements, the controller must be programmed with required timing values. The controller then generates packets fulfilling the required video timing markers based on different video transmit mode sequences. In addition, the core supports sending command packets during BLLP periods of video frames. Sub-block details of MIPI DSI TX Controller are shown in Figure 1-2.

![Sub-blocks](image)

*Figure 1-2: Sub-blocks*

The features of this core include:

- 1 to 4 Lane support with a data rate of 1500Mbps per lane: Allows more bandwidth than that provided by one lane. If you are trying to avoid high clock rates, the
subsystem can expand the data path to multiple lanes and obtain approximately linear increases in peak bus bandwidth.

- Generates PPI transfers towards DPHY with continuous clock.
- ECC and CRC calculation based on algorithm specified in DSI Specification: The correct interpretation of the data identifier and word count values is vital to the packet structure. ECC is calculated over packet header.

To detect possible errors in transmission, a checksum is calculated over each data packet. The checksum is realized as 16-bit CRC. The generator polynomial is \( x^{16} + x^{12} + x^5 + x^0 \).

The CRC is computed only for the pixel bytes. The CRC fields for all other long packets are filled with 0x0000.

- Command Queue for non-video packets: To send non-video packets to display peripheral, a command queue is implemented to store the required command packets to be sent (Ex: Color mode on-off, Shutdown peripheral command, etc). When the controller finds enough time-slot available during the video blanking periods, these commands are sent over DSI link.
- All three video modes supported (Non-burst with sync pulses, Non-burst with sync events, Burst mode)
- Pixel to byte Conversion: The input video stream is expected to be compliant with AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] recommendations. Based on data type the incoming pixel stream is converted to byte stream to match with the DSI requirements detailed in sec 8.8 of the MIPI Alliance Standard for DSI specification [Ref 1].

RGB component ordering, packed, unpacked mechanisms differ between AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] and DSI Specification. Refer to AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] and DSI specifications for better understanding on component ordering, packed, unpacked styles, etc.

Figure 1-3 through Figure 1-14 illustrate the incoming pixel stream ordering on an AXI4-Stream video interface for different data types and pixels per clock combinations.

![Single Pixel RGB888](image)
Chapter 1: Overview

Figure 1-4: Dual Pixels RGB888

Figure 1-5: Quad Pixels RGB888

Figure 1-6: Single Pixel RGB666 (Loosely, Packed)

Figure 1-7: Dual Pixels RGB666 (Loosely, Packed)

Figure 1-8: Quad Pixels RGB666 (Loosely, Packed)

Figure 1-9: Single Pixel RGB565
Register programmable EoTp generation support.

Interrupt generation to indicate detection of under run condition during pixel transfer and unsupported data types detected in command queue.

One horizontal scanline of active pixels are transferred as one single DSI packet.

All mandatory uncompressed pixel formats 16 bpp (RGB565), 18 bpp (RGB666 packed), 18 bpp (RGB666 loosely packed), 24 bpp (RGB888) are supported.

Core accepts compressed data type from GUI selection, where the user is expected to pump in the compressed data. Core passes those stream of data without any conversion.
Applications

The MIPI DSI specification defines a high-speed serial interface between a host processor and a peripheral, typically a small form factor display such as LCD. The interface uses MIPI D-PHY physical layer. It was defined to enable displays for mobile platforms such mobile phones but the economics of scale driven by the success of mobile platforms is finding DSI display in other applications with small form factor displays such as tablets, portable monitors.

Unsupported Features

- Command mode (which needs Bi-directional MIPI I/O support).
- Optional features of spec (Sub-links) are not supported.
- Bus Turn Around (BTA) not supported.

Licensing and Ordering Information

License Checkers

If the IP requires a license key, the key must be verified. The Vivado® design tools have several license checkpoints for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with error. License checkpoints are enforced by the following tools:

- Vivado synthesis
- Vivado implementation
- write_bitstream (Tcl command)

IMPORTANT: IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.

License Type

This Xilinx module is provided under the terms of the Xilinx Core License Agreement. The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your local Xilinx sales representative for information about pricing and availability.
For more information, visit the MIPI DSI TX Subsystem product web page.

Information about other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.
# Product Specification

## Standards

- MIPI Alliance Standard for Display Serial Interface DSI v1.3 [Ref 1]
- Output Pixel Interface: see the *AXI4-Stream Video IP and System Design Guide* (UG934) [Ref 3].
- MIPI Alliance Standard for Physical Layer D-PHY [Ref 2].

## Resource Utilization

For full details about performance and resource utilization, visit the Performance and Resource Utilization web page.

## Port Descriptions

The MIPI DSI TX Subsystem I/O signals are described in Table 2-1.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_txp/n</td>
<td>PPI</td>
<td>O</td>
<td>DPHY Clock lane serial lines</td>
</tr>
<tr>
<td>data_txp[N-1:0]/n[N-1:0]</td>
<td>PPI</td>
<td>O</td>
<td>DPHY Data lane serial lines N is based on number of lanes configured during core generation.</td>
</tr>
<tr>
<td>dphy_clk_200M</td>
<td>System</td>
<td>I</td>
<td>Fixed 200Mhz clock required for MIPI DPHY. The same clock is used by s_axi interface of the subsystem.</td>
</tr>
<tr>
<td>s_axis_aclk</td>
<td>System</td>
<td>I</td>
<td>AXI4-Stream Video clock</td>
</tr>
<tr>
<td>s_axis_ar resetn</td>
<td>System</td>
<td>I</td>
<td>AXI reset. Active Low( Same reset for lite &amp; stream interface).</td>
</tr>
</tbody>
</table>
Register Space

This section details registers available in the MIPI DSI TX Subsystem. The address map is split into following regions:

- MIPI DSI TX Controller core
- MIPI D-PHY core

Each IP core is given an address space of 64K. Example offset addresses from the system base address when the MIPI D-PHY registers are enabled are shown in Table 2-2.

**Table 2-2: Sub-Core Address Offsets**

<table>
<thead>
<tr>
<th>IP Cores</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>0x0_0000</td>
</tr>
<tr>
<td>MIPI D-PHY</td>
<td>0x1_0000</td>
</tr>
</tbody>
</table>

**MIPI DSI TX Controller Core Registers**

Table 2-3 specifies the name, address, and description of each firmware addressable register within the MIPI DSI TX controller core.
### Table 2-3: MIPI DSI TX Controller Core Registers

<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Register name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Core Configuration</td>
<td>Core configuration options</td>
</tr>
<tr>
<td>0x04</td>
<td>Protocol Configuration</td>
<td>Protocol configuration options</td>
</tr>
<tr>
<td>0x08</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x14</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x18</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x1C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x20</td>
<td>Global Interrupt Enable</td>
<td>Global interrupt enable registers</td>
</tr>
<tr>
<td>0x24</td>
<td>Interrupt status</td>
<td>Interrupt status register</td>
</tr>
<tr>
<td>0x28</td>
<td>Interrupt enable</td>
<td>Interrupt enable register</td>
</tr>
<tr>
<td>0x2C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x30</td>
<td>Command Queue Packet</td>
<td>Packet Entry to command Queue.</td>
</tr>
<tr>
<td>0x34</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x38</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x3C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x40</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x44</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x48</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x4C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x50</td>
<td>Timing register-1</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x54</td>
<td>Timing register-2</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x58</td>
<td>Timing register-3</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x5C</td>
<td>Timing register-4</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x60</td>
<td>Line Time</td>
<td>Total Line time</td>
</tr>
<tr>
<td>0x64</td>
<td>BLLP</td>
<td>Blanking packet payload size in bytes(WC)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>available during VSA, VBP, VFP lines</td>
</tr>
<tr>
<td>0x68</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x6C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x70</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x74</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x78</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x7C</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. Access type and reset value for all the reserved bits in the registers is read only with value 0.
2. All register access should be word aligned and no support for write strobe. WSTRB is not used internally.
3. Only the lower 7-bits (for example, 6:0) of read and write address of AXI are decoded, which means accessing address 0x00 and 0x80 results in reading the same address of 0x00.
4. Read and write access to address outside of above range does not return any error response.
5. All video timing registers need to appropriately programmed for the successful transfer of video data.

**Core Configuration Register (0x00)**

Allows you configure core for enabling/disabling the core and soft during operation.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:2</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Controller ready</td>
<td>0x1</td>
<td>R</td>
<td>Controller is ready for processing. During soft-reset or core disable, user can rely on this status that the core stopped all its activity. 0: Controller is not ready 1: Controller is ready</td>
</tr>
<tr>
<td>1</td>
<td>Soft Reset</td>
<td>0x0</td>
<td>R/W</td>
<td>Soft reset to core. Writing 1 to this bit resets the ISR bits ONLY. Writing 0 takes the core out of soft reset. Once soft reset is released, core starts capturing new status information to ISR.</td>
</tr>
<tr>
<td>0</td>
<td>Core Enable</td>
<td>0x0</td>
<td>R/W</td>
<td>Enable/Disable the core 0: Stop generating packets 1: Start generating packets Controller ends the current transfer by resetting all internal FIFO’s and registers. Once enabled, controller start from VSS packet.(ie new video frame)</td>
</tr>
</tbody>
</table>

**Protocol Configuration Register (0x04)**

Allows you to configure protocol specific options such as the number of lanes to be used.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:14</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>13</td>
<td>EoTp</td>
<td>0x1</td>
<td>R/W</td>
<td>0: Disable EoTp Generation. 1: Enable EoTp Generation.</td>
</tr>
<tr>
<td>12:7</td>
<td>Pixel Format</td>
<td>0x3E</td>
<td>R</td>
<td>Data type for pixel format 0x0E – Packed RGB565 0x1E- packed RGB666 0x2E – Loosely packed RGB666 0x3E- Packed RGB888 0x0B- Compressed Pixel Stream</td>
</tr>
</tbody>
</table>
Global Interrupt Enable Register (0x20)

Table 2-6: Global Interrupt Enable register (0x20)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:1</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>Global Interrupt enable</td>
<td>0x0</td>
<td>R/W</td>
<td>Master enable for the device interrupt output to the system</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enabled: Corresponding IER bits are used to generate interrupt.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Disabled: Interrupt generation blocked irrespective of IER bits.</td>
</tr>
</tbody>
</table>
**Interrupt Status Register (0x24)**

Captures different error/status information of the core.

**Table 2-7: Interrupt Status Register (0x24)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:3</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Command Queue FIFO Full</td>
<td>0x0</td>
<td>R/W1C(1)</td>
<td>Asserted when command queue FIFO full condition detected.</td>
</tr>
<tr>
<td>1</td>
<td>Unsupported/ Reserved Data type</td>
<td>0x0</td>
<td>R/W1C(1)</td>
<td>Asserted when unsupported/reserved data types seen in command queue.</td>
</tr>
<tr>
<td>0</td>
<td>Pixel Data underrun</td>
<td>0x0</td>
<td>R/W1C(1)</td>
<td>Byte stream FIFO starves for Pixel during HACT transmission. (2)</td>
</tr>
</tbody>
</table>

**Notes:**
1. W1C – Write 1 to Clear (to clear register bit, user has to write 1 to corresponding bits).
2. Pixel Data underrun is not expected during normal core operation, which implies that the rate of incoming data is insufficient to keep up with the outgoing data rate.

**Interrupt Enable Register (0x28)**

This register allows you to selectively enable each error/status bits in Interrupt Status register to generate a interrupt at output port. An IER bit set to ‘0’ does not inhibit an interrupt condition for being captured, but reported in the status register.

**Table 2-8: Interrupt Enable Register (0x28)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Command Queue FIFO Full</td>
<td>0x0</td>
<td>R/W</td>
<td>Generate interrupt on command queue FIFO full condition.</td>
</tr>
<tr>
<td>1</td>
<td>Unsupported/ Reserved Data type</td>
<td>0x0</td>
<td>R/W</td>
<td>Generate interrupt on “Unsupported/ Reserved” data type detection.</td>
</tr>
<tr>
<td>0</td>
<td>Pixel data underrun</td>
<td>0x0</td>
<td>R/W</td>
<td>Generate interrupt on “Pixel data underrun” condition.</td>
</tr>
</tbody>
</table>
**Status Register (0x2C)**

This register captures different status conditions of the core.

Table 2-9: Status Register (0x2C)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:6</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>5:0</td>
<td>Command Queue</td>
<td>0x20</td>
<td>R</td>
<td>Number of command queue entries can be safely written to Command queue FIFO, before it goes full.</td>
</tr>
<tr>
<td></td>
<td>Vacancy</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Command Queue Packet (0x30)**

Only short packets are supported.

Table 2-10: Command Queue Packet (0x30)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>Not used by the core. Recommended to write 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23:16</td>
<td>Byte-1</td>
<td>0x0</td>
<td>R/W</td>
<td>Byte 1 of short packet[^1]</td>
</tr>
<tr>
<td>15:8</td>
<td>Byte-0</td>
<td>0x0</td>
<td>R/W</td>
<td>Byte 0 of short packet[^2]</td>
</tr>
<tr>
<td>7:6</td>
<td>VC</td>
<td>0x0</td>
<td>R/W</td>
<td>VC value of short packet</td>
</tr>
<tr>
<td>5:0</td>
<td>Data type</td>
<td>0x0</td>
<td>R/W</td>
<td>Short packet data type</td>
</tr>
</tbody>
</table>

Notes:
1. The controller passes the payload content as-is and no checks are performed over the payload content. For example, the second byte of Generic Short WRITE with 1 parameter must be 0x00.

Table 2-16 describes the short packet data types that are supported. Command queue writes with any other data type value is ignored and indicated as Unsupported Data type in ISR.

Table 2-11: Command Queue Packet Data Types

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x07</td>
<td>Compression Mode Command</td>
</tr>
<tr>
<td>0x02</td>
<td>Color Mode (CM) Off Command</td>
</tr>
<tr>
<td>0x12</td>
<td>Color Mode (CM) On Command</td>
</tr>
<tr>
<td>0x22</td>
<td>Shut Down Peripheral Command</td>
</tr>
<tr>
<td>0x32</td>
<td>Turn On Peripheral Command</td>
</tr>
<tr>
<td>0x03</td>
<td>Generic Short WRITE, no parameters</td>
</tr>
<tr>
<td>0x13</td>
<td>Generic Short WRITE, 1 parameter</td>
</tr>
</tbody>
</table>
Table 2-11: Command Queue Packet Data Types (Cont’d)

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x23</td>
<td>Generic Short WRITE, 2 parameters</td>
</tr>
<tr>
<td>0x05</td>
<td>DCS Short WRITE, no parameters</td>
</tr>
<tr>
<td>0x15</td>
<td>DCS Short WRITE, 1 parameter</td>
</tr>
<tr>
<td>0x16</td>
<td>Execute Queue (1)</td>
</tr>
<tr>
<td>0x37</td>
<td>Set Maximum Return Packet Size</td>
</tr>
</tbody>
</table>

Notes:
1. After the execute command is detected by the core, no further command queue packets are sent until a VSS and a frame end are seen as described in the DSI specification (Sec 8.7.2).

Timing Register-1 (0x50)

During burst mode of operation, due to time compression of video data, there is BLLP duration available during active region of horizontal lines. This value of “BLLP Burst mode” must be programmed when operating in burst mode.

IMPORTANT: The controller must be programmed with required timing values for video data transfer.

Table 2-12: Timing Register-1 (0x50)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>HSA</td>
<td>0x0</td>
<td>R/W</td>
<td>Horizontal Sync active width blanking packet payload size in bytes(WC)</td>
</tr>
<tr>
<td>15:0</td>
<td>BLLP Burst Mode</td>
<td>0x0</td>
<td>R/W</td>
<td>BLLP duration of VACT region packet payload size in bytes(WC). Applicable only Burst mode</td>
</tr>
</tbody>
</table>

Timing Register-2 (0x54)

Table 2-13: Timing Register-2 (0x54)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>HACT</td>
<td>0x0</td>
<td>R/W</td>
<td>Active per video line payload size in bytes(WC)</td>
</tr>
<tr>
<td>15:0</td>
<td>VACT</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical active region lines</td>
</tr>
</tbody>
</table>
**Timing Register-3 (0x58)**

**Table 2-14: Timing Register-3 (0x58)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>HBP</td>
<td>0x0</td>
<td>R/W</td>
<td>Horizontal back porch blanking packet payload size in bytes(WC)</td>
</tr>
<tr>
<td>15:0</td>
<td>HFP</td>
<td>0x0</td>
<td>R/W</td>
<td>Horizontal front porch blanking packet payload size in bytes(WC)</td>
</tr>
</tbody>
</table>

**Timing Register-4 (0x5C)**

**Table 2-15: Timing Register-4 (0x5C)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>23:16</td>
<td>VSA</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical sync active lines</td>
</tr>
<tr>
<td>15:8</td>
<td>VBP</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical back porch lines</td>
</tr>
<tr>
<td>7:0</td>
<td>VFP</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical front porch lines</td>
</tr>
</tbody>
</table>

**Line Time (0x60)**

Total line time is calculated by the core (in bytes) based on timing parameters programmed and non-burst/burst mode selection, shown in Table 2-16.

**Table 2-16: Video Timing (Line Time)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Line Time</td>
<td>0x0</td>
<td>R</td>
<td>Total line size in bytes</td>
</tr>
</tbody>
</table>

**BLLP Time (0x64)**

Total BLLP time is calculated by the core (in bytes) based on timing parameters programmed and non-burst/burst mode selection. This durations refers to BLLP regions defined in VSA, VBP, VACT, VFP lines of video timing.

This BLLP duration is used byte the core to accommodate command queue packets, shown in Table 2-17.

**Table 2-17: Video Timing (BLLP Time)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>BLLP Time</td>
<td>0x0</td>
<td>R</td>
<td>BLLP duration in bytes.</td>
</tr>
</tbody>
</table>
Chapter 3

Designing with the Subsystem

This chapter includes guidelines and additional information to facilitate designing with the subsystem.

General Design Guidelines

The subsystem is designed to fit into a video pipe transmit path. The input to the subsystem must be connected to a AXI4-Stream source which generates the pixel data. The output of the subsystem is a MIPI complaint serial data. Based on the throughput requirement, the output PPI interface can be tuned using customization parameters available for the subsystem, for example, Number of lanes.

Because the MIPI protocol does not allow throttling on the output interface, the module connected to the input of this subsystem should have sufficient bandwidth to pump the pixel data at the required rate.

All horizontal timing parameters should be in terms of byte count (WC). For the same resolution these vary based on pixel type selected (for example, RGB888 versus RGB666). The WC value should adhere to the byte count restriction specified by DSI specification. For example, the RGB888 byte count should be a multiple of three.

The values of the timing registers must arrive in terms of DSI byte count (WC) such that these DSI bytes would approximately take the same amount of time as the video event that took in the pixel clock domain.

Shared Logic

Shared Logic provides a flexible architecture that works both as a stand-alone subsystem and as part of a larger design with one of more subsystem instances. This minimizes the amount of HDL modifications required, but at the same time retains the flexibility of the subsystem.

Shared logic in the DSI TX Subsystem allows you to share MMCMs and PLLs with multiple instances of the DSI TX Subsystem within the same I/O bank.
There is a level of hierarchy called `<component_name>_support`. Figure 3-1 and Figure 3-2 show two hierarchies where the shared logic is either contained in the subsystem or in the example design. In these figures, `<component_name>` is the name of the generated subsystem. The difference between the two hierarchies is the boundary of the subsystem. It is controlled using the Shared Logic option in the Vivado IDE Shared Logic tab for the MIPI DSI TX Subsystem. The shared logic comprises an MMCM, a PLL and some BUFGs (maximum of 4).

![Diagram showing `component_name` support hierarchy.](image)

**Figure 3-1:** Shared Logic Included in the Subsystem

![Diagram showing `component_name` core hierarchy.](image)

**Figure 3-2:** Shared Logic Outside the Subsystem

### Shared Logic in the Subsystem

Selecting **Shared Logic in the Core** implements the subsystem with the MMCM and PLL inside the subsystem to generate all the clocking requirement of the PHY layer.

Select **Include Shared Logic in Core** if:
Chapter 3: Designing with the Subsystem

• You do not require direct control over the MMCM and PLL generated clocks
• You want to manage multiple customizations of the subsystem for multi-subsystem designs
• This is the first MIPI DSI TX Subsystem in a multi-subsystem system

These components are included in the subsystem, and their output ports are also provided as subsystem outputs.

Shared Logic outside the Subsystem

The MMCMs and PLLs are outside this subsystem instance.

Select Include Shared Logic in example design if:

• This is the second MIPI DSI TX Subsystem instance in a multi-subsystem design
• You only want to manage one customization of the MIPI DSI TX Subsystem in your design
• You want direct access to the input clocks

To fully utilize the MMCM and PLL, customize one MIPI DSI TX Subsystem with shared logic in the subsystem and one with shared logic in the example design. You can connect the MMCM/PLL outputs from the first MIPI DSI TX Subsystem to the second subsystem.

If you want fine control you can select Include Shared Logic in example design and base your own logic on the shared logic produced in the example design.

Figure 3-3 shows the sharable resource connections from the MIPI DSI TX Subsystem with shared logic included (MIPI_DSI_SS_Master) to the instance of another MIPI DSI TX Subsystem without shared logic (MIPI_DSI_SS_Slave00 and MIPI_DSI_SS_Slave01).

A total of 24 MIPI DSI TX subsystems can be implemented in a single HP I/O bank assuming one TX clock lane and one TX data lane are configured per core.

IMPORTANT: The master and slave cores should be configured with the same line rate when sharing clkoutphy.
Figure 3-3: Shared Logic in the Example Design
Clocking

The subsystem clocks are described in Table 3-1. Clock frequencies should be selected to match the data rate selected on PPI interface. As PPI interface does not allow any throttling, the input video stream should have enough bandwidth to provide the pixel data.

Table 3-1: Subsystem Clocks

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axis_aclk</td>
<td>Clock used by the subsystem to receive pixel stream on AXI4-Stream Interface(1)</td>
</tr>
<tr>
<td>dphy_clk_200M</td>
<td>See the MIPI D-PHY LogiCORE IP Product Guide (PG202) [Ref 4] for information on this clock. The same 200Mhz clock is used by register interface (s_axi) of the subsystem to access registers of its sub-cores.</td>
</tr>
</tbody>
</table>

Notes:
1. s_axis_aclk: The frequency of this clock should be greater than or equal to the minimum required frequency based on the resolution. For example for 1080p@60Hz, 8bits per pixel, the minimum required pixel frequency is 148.5Mhz. Therefore the s_axis_aclk should be minimum of 148.5Mhz or higher.

Resets

DSI Transmitter Controller has one hard reset (s_axis_aresetn) and one register based reset (soft reset).

- s_axis_aresetn: All the core logic blocks reset to power-on conditions including registers.
- The soft reset resets the Interrupt Status register (ISR) of DSI TX Controller and does not affect the core processing.

The subsystem has one external reset port:

- s_axis_aresetn: Active Low reset for the subsystem blocks

The duration of s_axis_aresetn should be a minimum of 20 dphy_clk_200M cycles to propagate the reset throughout the system.

The reset sequence is shown in Figure 3-4.
Table 3-2 summarizes all resets available to the MIPI DSI TX Subsystem and the components affected by them.

### Table 3-2: Subsystem Components

<table>
<thead>
<tr>
<th>Sub-core</th>
<th>s_axis_aresetn</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>Connected to s_axis_aresetn core port</td>
</tr>
<tr>
<td>MIPI DPHY</td>
<td>Inverted signal connected to core_rst port</td>
</tr>
<tr>
<td>AXI Crossbar</td>
<td>Connected to aresetn port</td>
</tr>
</tbody>
</table>

**Note:** The effect of each reset (s_axis_aresetn) is determined by the ports of the sub-cores to which they are connected. See the individual sub-core product guides for the effect of each reset signal.

## Protocol Description

This section contains the programming sequence for the subsystem. Program and enable the components of subsystem in the following order:

1. MIPI DSI TX Controller
2. MIPI D-PHY (if register interface is enabled)

## Address Map Example

Table 3-3 shows an example based on a subsystem base address of 0x44A0_0000 (32 bits) where MIPI D-PHY register interface is enabled.

### Table 3-3: Address Map

<table>
<thead>
<tr>
<th>Core</th>
<th>Base address</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>0x44A0_0000</td>
</tr>
<tr>
<td>MIPI DPHY</td>
<td>0x44A1_0000</td>
</tr>
</tbody>
</table>

![Figure 3-4: Reset Sequence](image)

---

**Figure 3-4: Reset Sequence**

---

**Table 3-2: Subsystem Components**

<table>
<thead>
<tr>
<th>Sub-core</th>
<th>s_axis_aresetn</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>Connected to s_axis_aresetn core port</td>
</tr>
<tr>
<td>MIPI DPHY</td>
<td>Inverted signal connected to core_rst port</td>
</tr>
<tr>
<td>AXI Crossbar</td>
<td>Connected to aresetn port</td>
</tr>
</tbody>
</table>

**Note:** The effect of each reset (s_axis_aresetn) is determined by the ports of the sub-cores to which they are connected. See the individual sub-core product guides for the effect of each reset signal.

## Protocol Description

This section contains the programming sequence for the subsystem. Program and enable the components of subsystem in the following order:

1. MIPI DSI TX Controller
2. MIPI D-PHY (if register interface is enabled)

## Address Map Example

Table 3-3 shows an example based on a subsystem base address of 0x44A0_0000 (32 bits) where MIPI D-PHY register interface is enabled.

### Table 3-3: Address Map

<table>
<thead>
<tr>
<th>Core</th>
<th>Base address</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>0x44A0_0000</td>
</tr>
<tr>
<td>MIPI DPHY</td>
<td>0x44A1_0000</td>
</tr>
</tbody>
</table>
MIPI DSI TX Controller Core Programming

The MIPI DSI TX Controller programming sequence is described in Programming Sequence. Figure 3-5 and Figure 3-6 show a graphical representation of the sequence.

Programming Sequence

This sequence describes the general steps to transfer a video data received on input stream interface with required video marking packets embedded.

Case 1: Program Timing Values Set and Enable the Core

1. Read core_config register to ensure that "control ready" bit is set to '1' before enabling the core any time (for example, after reset or after disabling the core).
2. Select the required settings for Video Mode, EoTp, etc. in the Protocol configuration register.
3. Based on peripheral resolution and timing requirements, arrive the word count values for all the different packets to be sent in video frame (HBP, HFP, HSA, HACT, etc.).
4. Enable the core and send video stream on input interface.
5. The core starts adding the required markers and then consumes the input video stream when the internal timing reaches the active portion of the video.
6. All along this sequence either continuously poll or wait for external interrupt (if enabled) and read Interrupt status register for any errors/status reported.

Case 2: Program a Different Timing Values Set

1. Follow sequence in Case 1: Program Timing Values Set and Enable the Core for first set of values.
2. Program the next set of values any time during the core operation.
3. The new set will be taken into account at the frame boundary by the core automatically.

Figure 3-5: Core Programming Sequence - 1
**Case 3: Disabling/Enabling the Core**

1. Any time during the core operation, the core can be disabled using the `core_config` register.

2. After the core is disabled, you must wait/poll until the control ready bit is set in the `core_config` register.

3. Then you can re-enable the core after programming new settings.

*Note:* Any changes to `bllp_mode` and blanking packet type values during core operation will take effect during the next BLLP period.

**MIPI D-PHY IP Core Programming**

See the *MIPI D-PHY LogiCORE IP Product Guide* (PG202) [Ref 4] for MIPI D-PHY IP core programming details.
Design Flow Steps

This chapter describes customizing and generating the subsystem, constraining the subsystem, and the simulation, synthesis and implementation steps that are specific to this subsystem. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 8]
- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 9]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 10]
- Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 11]

Customizing and Generating the Subsystem

This section includes information about using Xilinx tools to customize and generate the subsystem in the Vivado Design Suite.

If you are customizing and generating the subsystem in the Vivado IP integrator, see the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 8] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the subsystem using the following steps:

1. Select the IP from the Vivado IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 9] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 10].

Note: Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). The layout depicted here might vary from the current version.
The subsystem configuration screen is shown in Figure 4-1.

**Figure 4-1:** Customization Screen

**Component Name:** The Component Name is used as the name of the top-level wrapper file for the subsystem. The underlying netlist still retains its original name. Names must begin with a letter and must be composed from the following characters: a through z, 0 through 9, and ".". The default is `mipi_dsi_tx_subsystem_0`.

**DSI Lanes:** Specifies the number of D-PHY lanes for this subsystem.

**Input Pixels per beat:** Specifies the number of pixels per clock received on AXI-4 Stream Video interface.

**DSI Data type:** Specifies the Data Type (Pixel Format) as per DSI protocol (RGB888, RGB565, RGB666_L, RGB666_P, Compressed).

**CRC Generation logic:** Includes CRC generation logic for long packets.

**Line Rate (Mbps):** Selects the line rate for the MIPI D-PHY core.

**LPX Period (ns):** Transmitted length of any Low-power state period.

**Enable AXI-4 Lite Register I/F:** Select to enable the register interface for the MIPI D-PHY core.
Chapter 4: Design Flow Steps

User Parameters

Table 4-1 shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console).

Table 4-1: Vivado IDE Parameter to User Parameter Relationship

<table>
<thead>
<tr>
<th>User Parameter</th>
<th>Vivado IDE Parameter</th>
<th>Default Value</th>
<th>Allowable Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSI_LANES</td>
<td>DSI Lanes</td>
<td>1 to 4</td>
<td>Maximum of 4 lanes</td>
</tr>
<tr>
<td>DSI_DATATYPE</td>
<td>DSI Data type</td>
<td>RGB888</td>
<td>RGB666 (Loosely, Packed), RGB565, RGB888, Compressed Pixel stream. (Only formats listed in sec 10.2.1 of DSI Specification are supported.)</td>
</tr>
<tr>
<td>DSI_CRC_GEN</td>
<td>CRC Generation logic</td>
<td>1</td>
<td>0: No CRC calculated for long packets, fixed to 0x0000 1: CRC calculated for long packets</td>
</tr>
<tr>
<td>DSI_PIXELS</td>
<td>Input Pixels per beat</td>
<td>1</td>
<td>Pixels per beat received on input stream interface Single pixel per beat Dual pixels per beat Quad pixels per beat</td>
</tr>
<tr>
<td>DHY_LINERATE</td>
<td>Line Rate (Mbps)</td>
<td>1000</td>
<td>80 – 1500 Mbps</td>
</tr>
<tr>
<td>DPHY_LPX_PERIOD</td>
<td>LPX Period (ns)</td>
<td>50</td>
<td>50-100 (ns)</td>
</tr>
<tr>
<td>DPHY_EN_REGIF</td>
<td>Enable AXI-4 Lite Register I/F</td>
<td>0 0: Disable register interface for DPHY 1: Enable register interface for DPHY</td>
<td></td>
</tr>
</tbody>
</table>

Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 9].

Constraining the Subsystem

This section contains information about constraining the subsystem in the Vivado Design Suite.

Required Constraints

This section is not applicable for this subsystem.

Device, Package, and Speed Grade Selections

This section is not applicable for this subsystem.
Clock Frequencies

See Clocking.

Clock Management

The MIPI DSI TX Subsystem sub-core MIPI D-PHY uses an MMCM to generate the general interconnect clocks, and the PLL is used to generate the serial clock and parallel clocks for the PHY. The input to the MMCM is constrained as shown in Clock Frequencies section of MIPI D-PHY LogiCORE IP Product Guide (PG202) [Ref 4]. No additional constraints are required for the clock management.

Clock Placement

This section is not applicable for this subsystem.

Banking

The MIPI DSI TX Subsystem provides the Pin Assignment Tab option to select the HP I/O bank. Clock lane and data lane(s) are implemented on the selected I/O bank BITSLICE(s).

Transceiver Placement

This section is not applicable for this subsystem.

I/O Standard and Placement

The MIPI standard serial I/O ports should use MIPI_DPHY_DCI for the I/O standard in the XDC file. The LOC and I/O standards must be specified in the XDC file for all input and output ports of the design.

Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 11].

Synthesis and Implementation

For details about synthesis and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 9].
Verification, Compliance, and Interoperability

The MIPI DSI TX Subsystem has been verified using both simulation and hardware testing. A highly parameterizable transaction-based simulation test suite has been used to verify the core. The tests include:

- Different lane combinations and line rates
- High-Speed Data reception with short/long packets, different pixel formats and video modes.
- All possible interleaving cases (data type and virtual channel)
- All possible output pixels per clock, pixel type combinations.
- Recovery from error conditions
- Register read and write access
Appendix B

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

**TIP:** If the IP generation halts with an error, there might be a license issue. See License Checkers in Chapter 1 for more details.

---

Finding Help on Xilinx.com

To help in the design and debug process when using the MIPI DSI Transmitter Subsystem, the [Xilinx Support web page](http://www.xilinx.com) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

**Documentation**

This product guide is the main document associated with the MIPI DSI Transmitter Subsystem. This guide, along with documentation related to all products that aid in the design process, can be found on the [Xilinx Support web page](http://www.xilinx.com) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the [Downloads page](http://www.xilinx.com). For more information about this tool and the features available, open the online help after installation.

**Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.
Answer Records for this subsystem can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

**Master Answer Record for the MIPI DSI Transmitter Subsystem**

AR: 66769

### Technical Support

Xilinx provides technical support at the Xilinx Support web page for this IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

Xilinx provides premier technical support for customers encountering issues that require additional assistance.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

---

### Debug Tools

There are many tools available to address MIPI DSI Transmitter Subsystem design issues. It is important to know which tools are useful for debugging various situations.

**Vivado Design Suite Debug Feature**

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.
The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 13].

## Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Vivado debug feature is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the debug feature for debugging the specific problems.

### General Checks

- Ensure MIPI DPHY and MIPI DSI TX Controller cores are in the enable state by reading the registers.
- Ensure underrun condition does not get reported during normal operation of the core. Ensure line buffer full condition is not set in the MIPI DSI TX Controller Interrupt Status register.

### Interface Debug

#### AXI4-Lite Interfaces

Read from a register that does not have all 0s as a default to verify that the interface is functional. See Figure B-1 for a read timing diagram. Output $s\_axi\_arready$ asserts when the read address is valid, and output $s\_axi\_rvalid$ asserts when the read data/response is valid. If the interface is unresponsive, ensure that the following conditions are met:

- The $lite\_aclk$ inputs are connected and toggling.
- The interface is not being held in reset, and $lite\_aresetn$ is an active-Low reset.
- The main subsystem clocks are toggling and that the enables are also asserted.
- If the simulation has been run, verify in simulation and/or a debug feature capture that the waveform is correct for accessing the AXI4-Lite interface.
AXI4-Stream Interfaces

If data is not being transmitted or received, check the following conditions:

- If transmit <interface_name>_tready is stuck Low following the <interface_name>_tvalid input being asserted, the subsystem cannot send data.
- If the receive <interface_name>_tvalid is stuck Low, the subsystem is not receiving data.
- Check that the video_aclk and dphy_clk_200M inputs are connected and toggling.
- Check subsystem configuration.
- Ensure “Stream line buffer full” condition not getting reported in subsystem Interrupt Status register
Appendix C

Application Software Development

Software driver information is not currently available.
Appendix D

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

References

These documents provide supplemental material useful with this product guide:

1. MIPI Alliance Standard for Display Serial Interface DSI: mipi.org/specifications/display-interface
2. MIPI Alliance Standard for Physical Layer D-PHY: mipi.org/specifications/physical-layer
3. AXI4-Stream Video IP and System Design Guide (UG934)
4. MIPI D-PHY LogiCORE IP Product Guide (PG202)
5. AXI Interconnect LogiCORE IP Product Guide (PG059)
6. AXI IIC Bus Interface LogiCORE IP Product Guide (PG090)
12. ISE to Vivado Design Suite Migration Guide (UG911)
Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>04/06/2016</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>

Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

© Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.