Table of Contents

IP Facts

Chapter 1: Overview
Navigating Content by Design Process .............................................................. 5
Core Overview .................................................................................................. 5
Sub-core Details ................................................................................................. 6
Applications ....................................................................................................... 10
Unsupported Features ....................................................................................... 11
Licensing and Ordering ..................................................................................... 11

Chapter 2: Product Specification
Standards ........................................................................................................... 12
Resource Utilization ......................................................................................... 12
Port Descriptions ............................................................................................... 12
Register Space .................................................................................................. 14

Chapter 3: Designing with the Subsystem
General Design Guidelines ................................................................................ 25
Shared Logic ...................................................................................................... 33
I/O Planning for Versal ACAPs ........................................................................ 36
Clocking ............................................................................................................. 37
Resets ................................................................................................................ 37
Protocol Description .......................................................................................... 38

Chapter 4: Design Flow Steps
Customizing and Generating the Subsystem ................................................... 42
Constraining the Subsystem .............................................................................. 49
Simulation .......................................................................................................... 50
Synthesis and Implementation ......................................................................... 50
Example Design ................................................................................................ 50

Appendix A: Verification, Compliance, and Interoperability
Hardware Validation .......................................................................................... 51
Appendix B: Debugging

Finding Help on Xilinx.com ................................................................. 53
Debug Tools .......................................................................................... 54
Hardware Debug ..................................................................................... 55
Interface Debug ...................................................................................... 55

Appendix C: Application Software Development

Appendix D: Additional Resources and Legal Notices

Xilinx Resources ..................................................................................... 58
Documentation Navigator and Design Hubs ............................................. 58
References .............................................................................................. 59
Revision History ...................................................................................... 60
Please Read: Important Legal Notices .................................................... 61
Introduction

The Mobile Industry Processor Interface (MIPI) Display Serial Interface (DSI) Transmitter Subsystem implements a DSI transmit interface in adherence to the MIPI DSI standard v1.3 (Type 4 architecture) [Ref 1]. The subsystem receives a pixel stream from an AXI4-Stream interface and inserts the required markers (such as hsync start, hsync end) in accordance to the DSI protocol and user programmed options. The packet framed is sent over an MIPI DPHY (Compliant to MIPI Alliance Standard for D-PHY Specification, version 1.2.) transmitter based on the number of lanes selected. The subsystem allows fast selection of the top-level parameters and automates most of the lower level parameterization. The AXI4-Stream interface allows a seamless interface to other AXI4-Stream-based subsystems.

Features

- 1-4 Lane Support
- Line rates ranging from:
  - 260 to 2500 Mb/s for Versal™ ACAPs
  - 80 to 2500 Mb/s for other supported device families
- Supports all mandatory data types with fixed Virtual Channel Identifier (VC) of 0
- Programmable EoTp generation support
- ECC generation for packet header
- CRC generation for data bytes (optional)
- Optional DCS Command mode support to send command packets long/short.
- Pixel-to-byte conversion based on data format
- AXI4-Lite interface to access core registers

• Compliant with AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] for input video stream
• Interrupt generation to indicate subsystem status information

### IP Facts Table

<table>
<thead>
<tr>
<th>Subsystem Specifics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supported Device Family(1)</td>
</tr>
<tr>
<td>Supported User Interfaces</td>
</tr>
<tr>
<td>Resources</td>
</tr>
</tbody>
</table>

### Provided with Subsystem

| Design Files | Encrypted RTL |
| Example Design | Not Provided |
| Test Bench | Not Provided |
| Constraints File | XDC |
| Simulation Model | Not Provided |
| Supported S/W Driver(2) | Standalone and Linux |

### Tested Design Flows(3)

| Design Entry | Vivado® Design Suite |
| Simulation | For supported simulators, see the Xilinx Design Tools: Release Notes Guide. |
| Synthesis | Vivado Synthesis |

### Support

| Release Notes and Known Issues | Master Answer Record: 66769 |
| All Vivado IP Changes Logs | Master Vivado IP Changes Logs: 72775 |

### Notes:

1. For a complete list of supported devices, see the Vivado IP catalog.
2. Standalone driver details can be found in the Vitis directory (<install_directory>/Vitis/<release>/data/embeddedsw/doc/xilinx_drivers.htm). Linux OS and driver support information is available from the Xilinx Wiki page.
3. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
Overview

Navigating Content by Design Process

Xilinx® documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:

- **Hardware, IP, and Platform Development**: Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado timing, resource and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
  - Port Descriptions
  - Register Space
  - Clocking
  - Resets
  - Customizing and Generating the Subsystem

Core Overview

MIPI DSI TX subsystem allows you to quickly create systems based on the MIPI protocol. It interfaces between the Video Processing Subsystem and MIPI-based displays. An internal high-speed physical layer design, D-PHY, is provided to allow direct connection to display peripherals. The top-level customization parameters select the required hardware blocks needed to build the subsystem. Figure 1-1 shows the subsystem architecture.
The subsystem consists of the following sub-blocks:

- MIPI D-PHY
- MIPI DSI TX Controller

## Sub-core Details

### MIPI-DPHY

The MIPI D-PHY IP core implements a D-PHY TX interface and provides PHY protocol layer support compatible with the DSI TX interface. The MIPI D-PHY IP core supports initial skew calibration for line rates >1500 Mb/s. See the MIPI D-PHY LogiCORE IP Product Guide (PG202) [Ref 4] for more information.

### MIPI DSI TX Controller

The MIPI DSI TX Controller core consists of multiple layers defined in the MIPI DSI TX 1.3 specification, such as the lane management layer, low level protocol, and pixel-to-byte conversion.
The DSI TX Controller core receives stream of image data through an input stream interface. Based on the targeted display peripheral supported resolution and timing requirements, the controller must be programmed with required timing values. The controller then generates packets fulfilling the required video timing markers based on different video transmit mode sequences. In addition, the core supports sending short command packets during BLLP periods of video frames and also supports to send long or short command packets when configured in command mode. Sub-block details of MIPI DSI TX Controller are shown in Figure 1-2.

**Figure 1-2: Sub-blocks**

The features of this core include:

- **1 to 4 Lane support with a data rate of 2500 Mb/s per lane, for UltraScale+ only:** Allows more bandwidth than that provided by one lane. If you are trying to avoid high clock rates, the subsystem can expand the data path to multiple lanes and obtain approximately linear increases in peak bus bandwidth.
- Generates PPI transfers towards DPHY with continuous clock.
- **ECC and CRC calculation based on algorithm specified in DSI Specification:** The correct interpretation of the data identifier and word count values is vital to the packet structure. ECC is calculated over packet header.

To detect possible errors in transmission, a checksum is calculated over each data packet. The checksum is realized as 16-bit CRC. The generator polynomial is \( x^{16}+x^{12}+x^{5}+x^{0} \).

The CRC is computed only for the pixel bytes. The CRC fields for all other long packets are filled with 0x0000.
Chapter 1: Overview

- Command Queue, data queue and command generation logic for non-video packets:
  To send non-video packets to display peripheral, a command queue is implemented to store the required command packets to be sent (Ex: Color mode on-off, Shutdown peripheral command, etc). When in video mode, the controller finds enough time-slot available during the video blanking periods, these short commands are sent over DSI link. When in command mode, the controller sends only the commands long/short programmed through register. Video data is not sent in this mode.

- All three video modes supported (Non-burst with sync pulses, Non-burst with sync events, Burst mode)

- Pixel to byte Conversion: The input video stream is expected to be compliant with AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] recommendations. Based on data type the incoming pixel stream is converted to byte stream to match with the DSI requirements detailed in sec 8.8 of the MIPI Alliance Standard for DSI specification [Ref 1].

RGB component ordering, packed, unpacked mechanisms differ between AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] and DSI Specification. Refer to AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3] and DSI specifications for better understanding on component ordering, packed, unpacked styles, etc.

Figure 1-3 through Figure 1-14 illustrate the incoming pixel stream ordering on an AXI4-Stream video interface for different data types and pixels per clock combinations.

![Single Pixel RGB888](image)

*Figure 1-3: Single Pixel RGB888*

![Dual Pixels RGB888](image)

*Figure 1-4: Dual Pixels RGB888*

![Quad Pixels RGB888](image)

*Figure 1-5: Quad Pixels RGB888*
Chapter 1: Overview

Figure 1-6: Single Pixel RGB666 (Loosely, Packed)

Figure 1-7: Dual Pixels RGB666 (Loosely, Packed)

Figure 1-8: Quad Pixels RGB666 (Loosely, Packed)

Figure 1-9: Single Pixel RGB565

Figure 1-10: Dual Pixels RGB565

Figure 1-11: Quad Pixels RGB565
Chapter 1: Overview

- Register programmable EoTp generation support.
- Interrupt generation to indicate detection of under run condition during pixel transfer and unsupported data types detected in command queue.
- One horizontal scanline of active pixels are transferred as one single DSI packet.
- All mandatory uncompressed pixel formats 16 bpp (RGB565), 18 bpp (RGB666 packed), 18 bpp (RGB666 loosely packed), 24 bpp (RGB888) are supported.
- Core accepts compressed data type from GUI selection, where the user is expected to pump in the compressed data. Core passes those stream of data without any conversion.

Applications

The MIPI DSI specification defines a high-speed serial interface between a host processor and a peripheral, typically a small form factor display such as LCD. The interface uses MIPI D-PHY physical layer. It was defined to enable displays for mobile platforms such mobile phones but the economics of scale driven by the success of mobile platforms is finding DSI display in other applications with small form factor displays such as tablets, portable monitors.
Chapter 1: Overview

Unsupported Features

- DCS Commands which need bi-directional MIPI I/O support are not supported.
- Optional features of spec (Sub-links) are not supported.
- Bus Turn Around (BTA) not supported.
- Non-continuous clock mode not supported.
- Dynamic linerate is not supported.
- Periodic deskew is not supported.

Licensing and Ordering

This Xilinx module is provided under the terms of the Xilinx Core License Agreement. The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. To generate a full license, visit the product licensing web page. Evaluation licenses and hardware timeout licenses might be available for this subsystem. Contact your local Xilinx sales representative for information about pricing and availability.

For more information, visit the MIPI DSI TX Subsystem product web page.

Information about other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.
Standards

- MIPI Alliance Standard for Display Serial Interface DSI v1.3 [Ref 1]
- Output Pixel Interface: see the AXI4-Stream Video IP and System Design Guide (UG934) [Ref 3]
- MIPI Alliance Standard for Physical Layer D-PHY [Ref 2]

Resource Utilization

For full details about performance and resource utilization, visit the Performance and Resource Utilization web page.

Note: The MIPI DSI TX subsystem requires at least 7.5 block RAMs (BRAMs) to be available in the device. For example, device xc7s6csga225-1Q of Spartan-7 family has only 5 BRAMs. The subsystem does not work in such devices.

Port Descriptions

The MIPI DSI TX Subsystem I/O signals are described in Table 2-1.

Table 2-1: Port Descriptions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>miipi_phy_if</td>
<td>Output</td>
<td>DPHY interface</td>
</tr>
<tr>
<td>txbyteclkhs_in</td>
<td>Input</td>
<td>High-speed transmit byte clock.</td>
</tr>
<tr>
<td>clkoutphy_in</td>
<td>Input</td>
<td>DPHY serial clock.</td>
</tr>
<tr>
<td>pll_lock_in</td>
<td>Input</td>
<td>PLL lock indication.</td>
</tr>
<tr>
<td>txclkesc_in</td>
<td>Input</td>
<td>Clock for escape mode operations.</td>
</tr>
</tbody>
</table>

### Table 2-1: Port Descriptions (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>system_rst_in</td>
<td>Input</td>
<td>An active-high system reset output to be used by the example design level logic.</td>
</tr>
</tbody>
</table>

**UltraScale+ Shared Logic in the Subsystem**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mipi_phy_if</td>
<td>Output</td>
<td>DPHY interface.</td>
</tr>
<tr>
<td>txbyteclkhs</td>
<td>Output</td>
<td>High-speed transmit byte clock.</td>
</tr>
<tr>
<td>clkoutphy_out</td>
<td>Output</td>
<td>DPHY serial clock.</td>
</tr>
<tr>
<td>pll_lock_out</td>
<td>Output</td>
<td>PLL lock indication.</td>
</tr>
<tr>
<td>txclkesc_out</td>
<td>Output</td>
<td>Clock for escape mode operations.</td>
</tr>
<tr>
<td>system_rst_out</td>
<td>Output</td>
<td>An active-high system reset output to be used by the example design level logic.</td>
</tr>
</tbody>
</table>

**7 Series Shared Logic Outside Subsystem**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mipi_phy_if</td>
<td>Output</td>
<td>DPHY interface.</td>
</tr>
<tr>
<td>txbyteclkhs_in</td>
<td>Input</td>
<td>Input to DPHY and used to transmit high-speed data.</td>
</tr>
<tr>
<td>oserdes_clk_in</td>
<td>Input</td>
<td>Used to connect the CLK pin of TX clock lane OSERDES.</td>
</tr>
<tr>
<td>oserdes_clk90_in</td>
<td>Input</td>
<td>Used to connect the CLK pin of TX data lane OSERDES and should have 90 phase shift with oserdes_clk_in.</td>
</tr>
<tr>
<td>oserdes_clkdiv_in</td>
<td>Input</td>
<td>Used to connect the CLKDIV pin of TX clock lane OSERDES and should be generated from oserdes_clk_in as source.</td>
</tr>
<tr>
<td>txclkesc_in</td>
<td>Input</td>
<td>Clock used for escape mode operations.</td>
</tr>
<tr>
<td>system_rst_in</td>
<td>Input</td>
<td>System level reset.</td>
</tr>
</tbody>
</table>

**7 Series Shared Logic in Subsystem**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mipi_phy_if</td>
<td>Output</td>
<td>DPHY interface.</td>
</tr>
<tr>
<td>txbyteclkhs</td>
<td>Output</td>
<td>Clock used to transmit high speed data.</td>
</tr>
<tr>
<td>oserdes_clk_out</td>
<td>Output</td>
<td>Used to connect the CLK pin of TX clock lane OSERDES.</td>
</tr>
<tr>
<td>oserdes_clk90_out</td>
<td>Output</td>
<td>Used to connect the CLK pin of TX data lane OSERDES. It has 90 phase shift relationship with oserdes_clk_out.</td>
</tr>
<tr>
<td>oserdes_clkdiv_out</td>
<td>Output</td>
<td>Used to connect the CLKDIV pin of TX clock lane OSERDES and generated from oserdes_clk_out as source.</td>
</tr>
<tr>
<td>mmcm_lock_out</td>
<td>Output</td>
<td>MMCM lock indication.</td>
</tr>
<tr>
<td>txclkesc_out</td>
<td>Output</td>
<td>Clock for escape mode operations.</td>
</tr>
</tbody>
</table>

**Other Ports**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>system_rst_out</td>
<td>Output</td>
<td>An active-High system reset output to be used by the example design level logic.</td>
</tr>
<tr>
<td>dphy_clk_200M</td>
<td>Input</td>
<td>Fixed 200 MHz clock required for MIPI DPHY. The same clock is used by s_axi interface of the subsystem.</td>
</tr>
<tr>
<td>s_axis_aclk</td>
<td>Input</td>
<td>AXI4-Stream Video clock</td>
</tr>
</tbody>
</table>
Table 2-1:  Port Descriptions (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axis_arstbn</td>
<td>Input</td>
<td>AXI reset. Active-Low (Same reset for lite &amp; stream interface).</td>
</tr>
<tr>
<td>s_axis_tready</td>
<td>Output</td>
<td>AXI4-Stream Interface</td>
</tr>
<tr>
<td>s_axis_tvalid</td>
<td>Input</td>
<td>AXI4-Stream Interface</td>
</tr>
<tr>
<td>s_axis_tlast</td>
<td>Input</td>
<td>AXI4-Stream Interface</td>
</tr>
<tr>
<td>s_axis_tdata</td>
<td>Input</td>
<td>AXI4-Stream Interface. Width of this port is dependent on pixel type and no. of pixels per beat</td>
</tr>
<tr>
<td>s_axis_tkeep</td>
<td>Input</td>
<td>AXI4-Stream Interface</td>
</tr>
<tr>
<td>s_axis_tuser</td>
<td>Input</td>
<td>AXI4-Stream Interface. TUSER[0] is used to map the Fsync signal of the AXI4-Stream Video Interface. The core does not use this signal, but generates FSYNC packets based on timing registers programming.</td>
</tr>
</tbody>
</table>

System Interface

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt</td>
<td>Output</td>
<td>System Interrupt output</td>
</tr>
</tbody>
</table>

Register Space

This section details registers available in the MIPI DSI TX Subsystem. The address map is split into following regions:

- MIPI DSI TX Controller core
- MIPI D-PHY core

Each IP core is given an address space of 64K. Example offset addresses from the system base address when the MIPI D-PHY registers are enabled are shown in Table 2-2.

Table 2-2:  Sub-Core Address Offsets

<table>
<thead>
<tr>
<th>IP Cores</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>0x0_0000</td>
</tr>
<tr>
<td>MIPI D-PHY</td>
<td>0x1_0000</td>
</tr>
</tbody>
</table>

MIPI DSI TX Controller Core Registers

Table 2-3 specifies the name, address, and description of each firmware addressable register within the MIPI DSI TX controller core.
<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Register name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Core Configuration Register</td>
<td>Core configuration options</td>
</tr>
<tr>
<td>0x04</td>
<td>Protocol Configuration Register</td>
<td>Protocol configuration options</td>
</tr>
<tr>
<td>0x08</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x14</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x18</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x1C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x20</td>
<td>Global Interrupt Enable Register</td>
<td>Global interrupt enable registers</td>
</tr>
<tr>
<td>0x24</td>
<td>Interrupt Status Register</td>
<td>Interrupt status register</td>
</tr>
<tr>
<td>0x28</td>
<td>Interrupt Enable Register</td>
<td>Interrupt enable register</td>
</tr>
<tr>
<td>0x2C</td>
<td>Status Register</td>
<td>Status register</td>
</tr>
<tr>
<td>0x30</td>
<td>Command Queue Packet</td>
<td>Packet Entry to command Queue.</td>
</tr>
<tr>
<td>0x34</td>
<td>Data FIFO Register</td>
<td>Data FIFO register</td>
</tr>
<tr>
<td>0x38</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x3C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x40</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x44</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x48</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x4C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x50</td>
<td>Timing Register-1</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x54</td>
<td>Timing Register-2</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x58</td>
<td>Timing Register-3</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x5C</td>
<td>Timing Register-4</td>
<td>Video timing&lt;sup&gt;(5)&lt;/sup&gt;</td>
</tr>
<tr>
<td>0x60</td>
<td>Line Time</td>
<td>Total Line time</td>
</tr>
<tr>
<td>0x64</td>
<td>BLLP Time</td>
<td>Blanking packet payload size in bytes (WC) available during VSA,VBP,VFP lines</td>
</tr>
<tr>
<td>0x68</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x6C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x70</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x74</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x78</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>
### Core Configuration Register

Allows you to configure the core for enabling/disabling the core and soft during operation.

#### Table 2-4: Core Configuration Register (0x00)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:6</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>Command FIFO Reset</td>
<td>0x0</td>
<td>WO</td>
<td>Resets the Command FIFO. It is a self clearing register. Reading this bit will only return 0.</td>
</tr>
<tr>
<td>4</td>
<td>Data FIFO Reset</td>
<td>0x0</td>
<td>WO</td>
<td>Resets the Data FIFO. It is a self clearing register. Reading this bit will only return 0.</td>
</tr>
</tbody>
</table>
| 3    | Command Mode          | 0x0         | R/W    | 0: Video mode  
1: Command mode                                                            |
| 2    | Controller ready      | 0x0         | R      | Controller is ready for processing.  
During core disable, you can rely on this status that the core stopped all its activity. Controller ready also depends on init_done from DPHY. Only when init_done is 1, Controller ready can be 1.  
0: Controller is not ready  
1: Controller is ready. Enable the Controller Core (Bit 0 of 0x00) when controller is ready. |
Chapter 2: Product Specification

Table 2-5: Protocol Configuration Register (0x04) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:14</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>13</td>
<td>EoTp</td>
<td>0x1</td>
<td>R/W</td>
<td>0: Disable EoTp Generation. 1: Enable EoTp Generation.</td>
</tr>
</tbody>
</table>
| 12:7 | Pixel Format      | 0x3E        | R      | Data type for pixel format. Data type of pixel format selected through the GUI.  
|      |                   |             |        | 0x0E – Packed RGB565  
|      |                   |             |        | 0x1E- packed RGB666  
|      |                   |             |        | 0x2E – Loosely packed RGB666  
|      |                   |             |        | 0x3E- Packed RGB888  
|      |                   |             |        | 0x0B- Compressed Pixel Stream                                             |
|      |                   |             |        | **Note:** The default data type selected in the GUI is RGB888. Hence, the default value of the register is mentioned as 0x3E. It varies with the datatype selected in the GUI. |
| 6    | BLLP Mode         | 0x0         | R/W    | BLLP selection  
|      |                   |             |        | 0: Send blanking packets during BLLP periods  
|      |                   |             |        | 1: Use LP mode for BLLP periods                                             |
| 5    | Blanking packet type | 0x0      | R/W    | Blanking packet type for BLLP region  
|      |                   |             |        | 0: Blanking packet(0x19)  
|      |                   |             |        | 1: Null packet(0x09)                                                      |

Protocol Configuration Register

Allows you to configure protocol specific options such as the number of lanes to be used.
**Table 2-5:  Protocol Configuration Register (0x04) (Cont’d)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
</table>
| 4:3  | Video Mode | 0x0 | R/W | Video mode transmission sequence  
|      |       |   |   | 0x0- Non-burst mode with sync pulses  
|      |       |   |   | 0x1 – Non-burst mode with Sync Events  
|      |       |   |   | 0x2 - Burst mode  |
| 2    | Reserved | NA | NA | Reserved for future lane extension support.  |
| 1:0  | Active Lanes | Configured Lanes during core generation | R | Configured lanes in the core  
|      |       |   |   | 0x0 - 1 Lane  
|      |       |   |   | 0x1 - 2 Lanes  
|      |       |   |   | 0x2 - 3 Lanes  
|      |       |   |   | 0x3 - 4 Lanes  |

**Global Interrupt Enable Register**

**Table 2-6:  Global Interrupt Enable register (0x20)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:1</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
| 0    | Global Interrupt enable | 0x0 | R/W | Master enable for the device interrupt output to the system  
|      |       |   |   | 1: Enabled: Corresponding IER bits are used to generate interrupt.  
|      |       |   |   | 0: Disabled: Interrupt generation blocked irrespective of IER bits.  |

**Interrupt Status Register**

Captures different error/status information of the core.

**Table 2-7:  Interrupt Status Register (0x24)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:3</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Command Queue FIFO Full</td>
<td>0x0</td>
<td>R/W1C(1)</td>
<td>Asserted when command queue FIFO full condition detected.</td>
</tr>
<tr>
<td>1</td>
<td>Unsupported/Reserved Data type</td>
<td>0x0</td>
<td>R/W1C(1)</td>
<td>Asserted when unsupported/reserved data types seen in command queue.</td>
</tr>
</tbody>
</table>
Chapter 2: Product Specification

Interrupt Enable Register

This register allows you to selectively enable each error/status bits in Interrupt Status register to generate a interrupt at output port. An IER bit set to ‘0’ does not inhibit an interrupt condition for being captured, but reported in the status register.

Table 2-8: Interrupt Enable Register (0x28)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Pixel data underrun</td>
<td>0x0</td>
<td>R/W1C(1)</td>
<td>Byte stream FIFO starves for Pixel during HACT transmission.(2)</td>
</tr>
<tr>
<td>2</td>
<td>Command Queue FIFO Full</td>
<td>0x0</td>
<td>R/W</td>
<td>Generate interrupt on command queue FIFO full condition.</td>
</tr>
<tr>
<td>1</td>
<td>Unsupported/ Reserved Data type</td>
<td>0x0</td>
<td>R/W</td>
<td>Generate interrupt on “Unsupported/ Reserved” data type detection.</td>
</tr>
<tr>
<td>0</td>
<td>Pixel data underrun</td>
<td>0x0</td>
<td>R/W</td>
<td>Generate interrupt on “Pixel data underrun” condition</td>
</tr>
</tbody>
</table>

Notes:
1. W1C – Write 1 to Clear (to clear register bit, user has to write 1 to corresponding bits).
2. Pixel Data underrun is not expected during normal core operation, which implies that the rate of incoming data is insufficient to keep up with the outgoing data rate.

Status Register

This register captures different status conditions of the core.

Table 2-9: Status Register (0x2C)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:13</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td>Current command type under processing</td>
<td>0</td>
<td>R</td>
<td>0 - Short command when bit 11 is 1 1- long command when bit 11 is 1</td>
</tr>
<tr>
<td>11</td>
<td>Command execution in progress</td>
<td>0</td>
<td>R</td>
<td>Status of command execution in command mode. When 0: No commands are being processed. Can shift to Video mode.</td>
</tr>
</tbody>
</table>
### Table 2-9: Status Register (0x2C) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>Waiting for data</td>
<td>0</td>
<td>R</td>
<td>Waiting for data to process long command. There is no timeout for this state in the core and it keeps waiting forever and until the data is received or data FIFO is reset.</td>
</tr>
<tr>
<td>9</td>
<td>Data FIFO Empty</td>
<td>0</td>
<td>R</td>
<td>Data FIFO Empty condition.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td><strong>Note:</strong> Reset Value is 1 when Command mode is enabled.</td>
</tr>
<tr>
<td>8</td>
<td>Data FIFO Full</td>
<td>0</td>
<td>R</td>
<td>Data FIFO Full condition</td>
</tr>
<tr>
<td>7</td>
<td>Ready for packet</td>
<td>0</td>
<td>R</td>
<td>1: The core is ready to accept a long command. If this bit is 0, any long command written to the command register is ignored</td>
</tr>
<tr>
<td>6</td>
<td>Ready for short packet</td>
<td>0</td>
<td>R</td>
<td>1: The core is ready to accept a short command. If this bit is 0, any command written to the command register is ignored</td>
</tr>
<tr>
<td>5:0</td>
<td>Command Queue Vacancy</td>
<td>0x20</td>
<td>R</td>
<td>This number gives an estimate of number of command queue entries that can safely be written to the Queue before it gets Full. Command FIFO Depth is 31. Command FIFO will be Full when this count is 1. Number of further commands you can write = Vacancy count - 1</td>
</tr>
</tbody>
</table>

### Command Queue Packet

Only short packets are supported.

### Table 2-10: Command Queue Packet (0x30)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>23:16</td>
<td>Data-1</td>
<td>0x0</td>
<td>R/W</td>
<td>Data byte 1 of short packet. Ignored in case of long packets.</td>
</tr>
<tr>
<td>15:8</td>
<td>Data 0/ WC</td>
<td>0x0</td>
<td>R/W</td>
<td>Data byte 0 of short packet. WC in case of Long packet data type. Supports a maximum WC of 251.</td>
</tr>
</tbody>
</table>
Table 2-11:  Command Queue Packet (0x30) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:6</td>
<td>VC</td>
<td>0x0</td>
<td>R/W</td>
<td>VC value of command packet.</td>
</tr>
<tr>
<td>5:0</td>
<td>Data type</td>
<td>0x0</td>
<td>R/W</td>
<td>Long/short packet data type.</td>
</tr>
</tbody>
</table>

Notes:
1. The controller passes the payload content as-is and no checks are performed over the payload content. For example, the second byte of Generic Short WRITE with 1 parameter must be 0x00.

Table 2-11 describes the short packet data types that are supported. Command queue writes with any other data type value is ignored and indicated as Unsupported Data type in ISR.

Table 2-11:  Command Queue Packet Data Types

<table>
<thead>
<tr>
<th>Data Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x07</td>
<td>Compression Mode Command</td>
</tr>
<tr>
<td>0x02</td>
<td>Color Mode (CM) Off Command</td>
</tr>
<tr>
<td>0x12</td>
<td>Color Mode (CM) On Command</td>
</tr>
<tr>
<td>0x22</td>
<td>Shut Down Peripheral Command</td>
</tr>
<tr>
<td>0x32</td>
<td>Turn On Peripheral Command</td>
</tr>
<tr>
<td>0x03</td>
<td>Generic Short WRITE, no parameters</td>
</tr>
<tr>
<td>0x13</td>
<td>Generic Short WRITE, 1 parameter</td>
</tr>
<tr>
<td>0x23</td>
<td>Generic Short WRITE, 2 parameters</td>
</tr>
<tr>
<td>0x05</td>
<td>DCS Short WRITE, no parameters</td>
</tr>
<tr>
<td>0x15</td>
<td>DCS Short WRITE, 1 parameter</td>
</tr>
<tr>
<td>0x16</td>
<td>Execute Queue (1)</td>
</tr>
<tr>
<td>0x37</td>
<td>Set Maximum Return Packet Size</td>
</tr>
</tbody>
</table>

Notes:
1. After the execute command is detected by the core, no further command queue packets are sent until a VSS and a frame end are seen as described in the DSI specification (Sec 8.7.2).
**Data FIFO Register**

Table 2-12:  Data FIFO Register (0x34)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Payload data</td>
<td>0x0</td>
<td>WO</td>
<td>DCS Long command data is written through this register</td>
</tr>
</tbody>
</table>

**Timing Register-1**

During burst mode of operation, due to time compression of video data, there is BLLP duration available during active region of horizontal lines. This value of “BLLP Burst mode” must be programmed when operating in burst mode.

**IMPORTANT:** The controller must be programmed with required timing values for video data transfer. For sample examples, refer Example Timing Register Calculations.

Table 2-13:  Timing Register-1 (0x50)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
</table>
| 31:16  | HSA                   | 0x0         | R/W    | Horizontal Sync active width blanking packet payload size in bytes (WC)
| 15:0   | BLLP Burst Mode       | 0x0         | R/W    | BLLP duration of VACT region packet payload size in bytes (WC). Applicable only Burst mode |

**Notes:**
1. The values of HSA, HBP, and HFP must be greater than 4 bytes. The core functionality is not guaranteed otherwise.

**Timing Register-2**

Table 2-14:  Timing Register-2 (0x54)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>HACT</td>
<td>0x0</td>
<td>R/W</td>
<td>Active per video line payload size in bytes (WC)</td>
</tr>
<tr>
<td>15:0</td>
<td>VACT</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical active region lines</td>
</tr>
</tbody>
</table>
**Timing Register-3**

*Table 2-15: Timing Register-3 (0x58)*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>HBP</td>
<td>0x0</td>
<td>R/W</td>
<td>Horizontal back porch blanking packet payload size in bytes (WC)(1)</td>
</tr>
<tr>
<td>15:0</td>
<td>HFP</td>
<td>0x0</td>
<td>R/W</td>
<td>Horizontal front porch blanking packet payload size in bytes (WC)(1)</td>
</tr>
</tbody>
</table>

**Notes:**
1. The values of HSA, HBP, and HFP must be greater than 4 bytes. The core functionality is not guaranteed otherwise.

**Timing Register-4**

*Table 2-16: Timing Register-4 (0x5C)*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td>
</tr>
<tr>
<td>23:16</td>
<td>VSA</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical sync active lines</td>
</tr>
<tr>
<td>15:8</td>
<td>VBP</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical back porch lines</td>
</tr>
<tr>
<td>7:0</td>
<td>VFP</td>
<td>0x0</td>
<td>R/W</td>
<td>Vertical front porch lines</td>
</tr>
</tbody>
</table>

**Line Time**

Total line time is calculated by the core (in bytes) based on timing parameters programmed and non-burst/burst mode selection, shown in *Table 2-17*.

*Table 2-17: Video Timing (Line Time)*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Line Time</td>
<td>0x0</td>
<td>R</td>
<td>Total line size in bytes (Value is valid only when all the required timing registers are programmed)</td>
</tr>
</tbody>
</table>

**BLLP Time**

Total BLLP time is calculated by the core (in bytes) based on timing parameters programmed and non-burst/burst mode selection. This durations refers to BLLP regions defined in VSA, VBP, VACT, VFP lines of video timing.

This BLLP duration is used byte the core to accommodate command queue packets, shown in *Table 2-18*.
### Table 2-18: Video Timing (BLLP Time)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Reset Value</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>BLLP Time</td>
<td>0x0</td>
<td>R</td>
<td>BLLP duration in bytes (Value is valid only when all the required timing registers are programmed)</td>
</tr>
</tbody>
</table>
Chapter 3

Designing with the Subsystem

This chapter includes guidelines and additional information to facilitate designing with the subsystem.

General Design Guidelines

The subsystem is designed to fit into a video pipe transmit path. The input to the subsystem must be connected to a AXI4-Stream source which generates the pixel data. The output of the subsystem is a MIPI complaint serial data. Based on the throughput requirement, the output PPI interface can be tuned using customization parameters available for the subsystem, for example, Number of lanes.

Because the MIPI protocol does not allow throttling on the output interface, the module connected to the input of this subsystem should have sufficient bandwidth to pump the pixel data at the required rate.

All horizontal timing parameters should be in terms of word count (WC). For the same resolution, these may vary based on the pixel type selected (for example, RGB888 versus RGB666). The WC value should adhere to the word count restriction defined by the DSI specification. For example, the RGB888 word count should be a multiple of three.

The values of the timing registers must arrive in terms of the DSI word count (WC) such that these DSI bytes would approximately take the same amount of time as the video event that took in the pixel clock domain.

All the vertical timing parameters should be in terms of the number of lines. MIPI DSI TX Subsystem do not define any video timing parameters on its own. It is the sync device (DSI Panel) timing parameters that are the starting point to arrive at the timing parameters of the source device (MIPI DSI TX Subsystem).

Table 3-1 shows the applicable timing parameters based on Video mode:

<table>
<thead>
<tr>
<th>Timing Register</th>
<th>Description</th>
<th>Sync Events</th>
<th>Sync Pulses</th>
<th>Burst Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing Register-1 (0x50)</td>
<td>HSA (WC)</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Timing Register-1 (0x50)</td>
<td>BLLP (WC)</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>
Example Timing Register Calculations

The calculated values are used to set the timing registers.

**Example Configuration 1**

Consider an exemplary MIPI DSI Panel with the following specifications:

<p>| Table 3-2: MIPI DSI Panel Parameters |</p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI Parameters</td>
<td></td>
</tr>
<tr>
<td>Line Rate</td>
<td>1000 Mb/s</td>
</tr>
<tr>
<td>Data Type</td>
<td>RGB888</td>
</tr>
<tr>
<td></td>
<td>3 bytes or 24 bits</td>
</tr>
<tr>
<td>Video Mode</td>
<td>Sync Events</td>
</tr>
<tr>
<td>Lanes</td>
<td>4</td>
</tr>
<tr>
<td>Timing Parameters</td>
<td></td>
</tr>
<tr>
<td>Horizontal Active</td>
<td>1920 pixels</td>
</tr>
<tr>
<td>Horizontal Blanking</td>
<td>120 pixels</td>
</tr>
<tr>
<td>Vertical Active</td>
<td>1200 lines</td>
</tr>
<tr>
<td>Vertical Blanking</td>
<td>12 lines</td>
</tr>
<tr>
<td>Frame Rate</td>
<td>60 fps</td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>148.5 MHz</td>
</tr>
</tbody>
</table>

To generate the values and set timing registers, based on the above example configuration, do the following:

1. Get HACT(WC) and VACT

\[
HACT(WC) = \frac{\text{Active pixels per line} \times \text{Bits per pixel}}{8} \\
= \frac{1920 \times 24}{8}
\]
Chapter 3: Designing with the Subsystem

2. Get total line-time in pixel clock.

Pixel Frequency = 148.5Mhz
Pixel clock period = 1000/148.5 = 6.73ns
Total pixel in one line = 1920+120 = 2040 (Active Pixels + Blanking Pixels)
Total line time = 2040*6.73 = 13730ns

3. Calculate blanking time.

Byte clock (PPI) frequency = Line-rate/8 = 1000/8 = 125Mhz
Byte clock period = 1000/125 = 8ns
Active pixels per line (HACT) Duration (ns) = Pixels* (Bytes per pixel) * Byte clk Period/Lanes
= (1920 * 3 * 8) /4
= 11520 ns
Blanking time = Line-time - HACT Duration = 13730 - 11520 = 2210 ns
Word Count (WC) in Bytes to meet "Blanking time" of 2210 ns
= Blanking time * Lanes / (Byte Period)
= 2210 * 4 / 8
= 1105

4. Get timing parameter based on Video mode.

Video mode: Sync Events
One line is composed of HSS + HBP + HACT + HFP
Horizontal Sync Start (HSS) -> Short packet ->4 bytes
HBP/HACT/HFP -> Long packet -> 4 bytes header + Payload + 2 bytes CRC
Total of 4 + 3*6 = 22 bytes are covered in header and footer.
Available blanking WC = 1105 - 22 = 1083

5. Divide the total available WC across available blanking parameters HBP and HFP.
Considering a ratio of 5:1 gives: (The values for HBP and HFP are the distribution of horizontal blanking words across these parameters. In the examples, Xilinx tries to split these based on a ratio. The MIPI specification does not define the ratio. However, some DSI displays may have specific requirements. Hence, please consult the data sheet for your display.)

Horizontal Back Porch (HBP) = 902
Horizontal Front Porch (HFP) = 1083 - 902 = 181

6. Set applicable horizontal timing registers with above calculated values.

HBP = 902(decimal) -> 0x386
HFP = 181(decimal) -> 0x0B5

7. Divide the total available vertical blanking lines between VSA, VBP, and VFP.
Considering a ratio of 1:1:1 gives: (The values for VSA, VBP, and VFP are the distribution of the vertical blanking lines across these parameters. In the examples, Xilinx tries to split these based on a ratio. The MIPI specification does not define the ratio. However,
some DSI displays may have specific requirements. Hence, please consult the data sheet for your display.)

VSA = 4 (decimal) -> 0x04
VBP = 4 (decimal) -> 0x04
VFP = 4 (decimal) -> 0x04

8. Final consolidate set of horizontal and vertical timing parameters for a DSI panel with 1920x1200 @60 fps, 4-Lane, 1000 Mb/s, RGB888, Video clock of 148.5 MHz are as shown below:

HACT = 0x1680
HBP = 0x386
HFP = 0x0B5

VACT = 0x04B0
VSA = 0x04
VBP = 0x04
VFP = 0x04

Example Configuration 2

Consider an exemplary MIPI DSI Panel with the following specifications:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI Parameters</td>
<td>Line Rate 500 Mb/s</td>
</tr>
<tr>
<td>Data Type</td>
<td>Compressed data 1-byte or 8 bits</td>
</tr>
<tr>
<td>Video Mode</td>
<td>Sync Pulses</td>
</tr>
<tr>
<td>Lanes</td>
<td>2</td>
</tr>
<tr>
<td>Horizontal Active</td>
<td>640 pixels</td>
</tr>
<tr>
<td>Horizontal Blanking</td>
<td>100 pixels</td>
</tr>
<tr>
<td>Vertical Active</td>
<td>480 lines</td>
</tr>
<tr>
<td>Vertical Blanking</td>
<td>15 lines</td>
</tr>
<tr>
<td>Frame Rate</td>
<td>60 fps</td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>50 MHz</td>
</tr>
</tbody>
</table>

To generate the values and set timing registers, based on the above example configuration, do the following:

1. HACT(WC) = Active pixels per line * Bits per pixel/8
   
   = 640*8/8
   
   = 640 (decimal) -> 0x280
Chapter 3: Designing with the Subsystem

VACT = Active lines per frame
= 480(decimal) → 0x1E0

2. Get total line-time in pixel clock.

Pixel Frequency = 50Mhz
Pixel clock period = 1000/50 = 20ns
Total pixel in one line = 640+100 = 740
Total line time = 740*20 = 14800 ns

3. Calculate blanking time.

Byte clock(PPI) frequency = Line-rate/8 = 500/8 = 62.5Mhz
Byte clock period = 1000/62.5 = 16 ns
HACT Duration = Pixels* (Bytes per pixel) * Byte clk Period/ Lanes
= (640 * 1 * 16) /2
= 5120 ns
Blanking time = Line-time - HACT Duration
= 14800 - 5120
= 9680 ns
WC(Bytes) to meet "Blanking time" of 9680 ns
= Blanking time * Lanes / (Byte Period)
= 9680 * 2 / 16
= 1210

4. Get timing parameter based on Video mode

Video mode: Sync Pulses
One line is composed of HSS +HSA + HSE + HBP + HACT + HFP
HSS/HSE → Short packet → 4 bytes
HSA/HBP/HACT/HFP → Long packet → 4 bytes header + Payload + 2 bytes CRC
Total of 2*4 + 4*6 = 32 bytes are covered in header and footer
Available blanking WC = 1210 - 32 = 1178

5. Divide the total available WC across available blanking parameters HSA, HBP and HFP.
Considering a ratio of 2:2:2 gives: (The values for HBP and HFP are the distribution of the horizontal blanking words across these parameters. In the examples, Xilinx tries to split these based on a ratio. The MIPI specification does not define the ratio. However, some DSI displays may have specific requirements. Hence, please consult the data sheet for your display.)

Horizontal Sync Active (HSA) = 2*1178/6 = 393
Horizontal Back Porch (HBP) = 2*1178/6 = 393
Horizontal Front Porch (HFP) = 1178 - 393 - 393 = 393

6. Set applicable horizontal timing registers with above calculated values.

HSA = 393(decimal) ' 0x189
HBP = 393(decimal) ' 0x189
HFP = 392(decimal) ' 0x188

7. Divide the total available vertical blanking lines between VSA, VBP, and VFP. Considering a ratio of 1:1:1 gives: (The values for VSA, VBP, and VFP are the distribution of the vertical blanking lines across these parameters. In the examples we t, Xilinx tries to split these based on a ratio. The MIPI specification does not define the ratio. However, some DSI displays may have specific requirements. Hence, please consult the data sheet for your display.)
VSA = 5 (decimal) -> 0x05  
VBP = 5 (decimal) -> 0x05  
VFP = 5 (decimal) -> 0x05

8. Final consolidate set of horizontal and vertical timing parameters for a DSI panel with 640x480@60 fps, 2-Lane, 500 Mb/s, RAW8, Video clock of 50 MHz are as specified below:

HACT = 0x280  
HSA = 0x189  
HBP = 0x189  
HFP = 0x189  
VACT= 0x1E0  
VSA = 0x05  
VBP = 0x05  
VFP = 0x05

**Example Configuration 3**

Consider an exemplary MIPI DSI Panel with the following specifications:

<table>
<thead>
<tr>
<th>Table 3-4: MIPI DSI Panel Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
</tr>
<tr>
<td>MIPI Parameters</td>
</tr>
<tr>
<td>Line Rate</td>
</tr>
<tr>
<td>Data Type</td>
</tr>
<tr>
<td>Video Mode</td>
</tr>
<tr>
<td>Lanes</td>
</tr>
<tr>
<td>Timing Parameters</td>
</tr>
<tr>
<td>Horizontal Active</td>
</tr>
<tr>
<td>Horizontal Blanking</td>
</tr>
<tr>
<td>BLLP during Active region of Horizontal lines</td>
</tr>
<tr>
<td>Vertical Active</td>
</tr>
<tr>
<td>Vertical Blanking</td>
</tr>
<tr>
<td>Frame Rate</td>
</tr>
<tr>
<td>Clock Frequency</td>
</tr>
</tbody>
</table>

**Note:** For compressed data type, you are expected to pump in the compressed data. Core passes through those stream of data without any conversion. In the current example, it is expected that the 640 pixels of input stream is compressed to 500 pixels.
To generate the values and set timing registers based on the above example configuration, perform the following:

\[
\begin{align*}
\text{HACT(WC)} &= \text{Active pixels per line} \times \text{Bits per pixel/8} \\
&= 500\times8/8 \\
&= 500 \text{ (decimal)} \rightarrow 0x1F4 \\

\text{BLLP(WC)} &= \text{BLLP Pixels per line} \times \text{Bits per pixel/8} \\
&= 140\times8/8 \\
&= 140 \text{ (decimal)} \rightarrow 0x8C \\

\text{VACT} &= \text{Active lines per frame} \\
&= 480 \text{ (decimal)} \rightarrow 0x1E0
\end{align*}
\]

1. Get total line-time in pixel clock.

\[
\begin{align*}
\text{Pixel Frequency} &= 50\text{Mhz} \\
\text{Pixel clock period} &= 1000/50 = 20\text{ns} \\
\text{Total pixels in one line} &= 500+140+100 = 740 \\
\text{Total line time} &= 740\times20 = 14800 \text{ ns}
\end{align*}
\]

2. Calculate blanking time.

\[
\begin{align*}
\text{Byte clock (PPI) frequency} &= \text{Line-rate/8} = 500/8 = 62.5\text{Mhz} \\
\text{Byte clock period} &= 1000/62.5 = 16\text{ ns} \\
\text{HACT Duration} &= \text{Pixels* (Bytes per pixel)} \times \text{Byte clk Period/ Lanes} \\
&= (500 \times 1 \times 16) /2 \\
&= 4000 \text{ ns} \\
\text{BLLP Duration} &= \text{Pixels* (Bytes per pixel)} \times \text{Byte clk Period/ Lanes} \\
&= (140 \times 1 \times 16) /2 \\
&= 1120 \text{ ns} \\
\text{Blanking time (BLLP+Horizontal Blanking)} &= \text{Line-time} - \text{HACT Duration} - \text{BLLP Duration} \\
&= 14800 - 4000 -1120 \\
&= 9680 \text{ ns} \\
\text{WC (Bytes) to meet "Blanking time" of 9680 ns} \\
&= \text{Blanking time} \times \text{Lanes} / (\text{Byte Period}) \\
&= 9680 \times 2 / 16 \\
&= 1210
\end{align*}
\]

3. Get timing parameter based on Video mode

\[
\begin{align*}
\text{Video mode: Burst Mode} \\
\text{One line is composed of HSS + HBP + HACT + BLLP + HFP} \\
\text{Horizontal Sync Start (HSS)} \rightarrow \text{Short packet \rightarrow 4 bytes} \\
\text{HBP/HACT/BLLP/HFP} \rightarrow \text{Long packet \rightarrow 4 bytes header + Payload + 2 bytes CRC} \\
\text{Total of 4 + 4\times6 = 28 bytes are covered in header and footer.} \\
\text{Available blanking WC = 1210 - 28 = 1182}
\end{align*}
\]

4. Divide the total available WC across available blanking parameters HBP and HFP. Considering a ratio of 1:2 gives: (The values for HBP and HFP are the distribution of the horizontal blanking words across these parameters. In the examples, Xilinx tries to split these based on a ratio. The MIPI specification does not define the ratio. However, some DSI displays may have specific requirements. Hence, please consult the data sheet for your display.)

\[
\begin{align*}
\text{Horizontal Back Porch (HBP)} &= 394 \\
\text{Horizontal Front Porch (HFP)} &= 1182 - 394 \\
&= 788
\end{align*}
\]

5. Set applicable horizontal timing registers with above calculated values.
Chapter 3: Designing with the Subsystem

HBP = 394(decimal) -> 0x18A
HFP = 788(decimal) -> 0x314

6. Divide the total available vertical blanking lines between VSA, VBP, and VFP. Considering a ratio of 1:1:1 gives: (The values for HBP and HFP are the distribution of the horizontal blanking words across these parameters. In the examples, Xilinx tries to split these based on a ratio. The MIPI specification does not define the ratio. However, some DSI displays may have specific requirements. Hence, please consult the data sheet for your display.)

VSA = 5 (decimal) -> 0x05
VBP = 5 (decimal) -> 0x05
VFP = 5 (decimal) -> 0x05

7. Final consolidate set of horizontal and vertical timing parameters for a DSI panel with 640x480@60 fps, 2-Lane, 500 Mb/s, Compressed data type, Video clock of 50 MHz are as specified below:

HACT = 0x1F4
BLLP(0x50[15:0] = 0x8C
HBP = 0x18A
HFP = 0x314

VACT= 0x1E0
VSA = 0x05
VBP = 0x05
VFP = 0x05

Implementing More Than 4-Lane DSI-TX Design

The existing MIPI DSI TX Subsystem allows a maximum of 4 lanes. Guidelines to achieve DSI designs with higher lane requirements (for example, an eight lane design) are listed below:

1. After the stream source, you need a splitter module which splits the incoming video stream into two streams; the left-half and the right-half image.

2. Each splitter output then feeds to one DSI 4 lanes instance.

3. The DSI 8-lane Receiver should be following reverse to combine the images.

4. You need to program each DSI-TX 4 lanes instance timing parameters based on half image rather than full image timing parameters.

5. In DSI-RX, one DSI instance reconstructs left half of the image and the other DSI instance reconstructs the right half of the image.

The 8-lane implementation using two 4-lane MIPI DSI TX instances is shown in Figure 3-1.
Shared Logic

Shared Logic provides a flexible architecture that works both as a stand-alone subsystem and as part of a larger design with one of more subsystem instances. This minimizes the amount of HDL modifications required, but at the same time retains the flexibility of the subsystem.

Shared logic in the MIPI DSI TX Subsystem allows you to share MMCMs and PLLs with multiple instances of the MIPI DSI TX Subsystem within the same I/O bank.

There is a level of hierarchy called <component_name>_support. Figure 3-2 and Figure 3-3 show two hierarchies where the shared logic is either contained in the subsystem or in the example design. In these figures, <component_name> is the name of the generated subsystem. The difference between the two hierarchies is the boundary of the subsystem. It is controlled using the Shared Logic option in the Vivado IDE Shared Logic tab for the MIPI MIPI DSI TX Subsystem. The shared logic comprises an MMCM, a PLL and some BUFGs (maximum of 4).
Shared Logic in the Subsystem

Selecting *Shared Logic in the Core* implements the subsystem with the MMCM and PLL inside the subsystem to generate all the clocking requirement of the PHY layer.

Select **Include Shared Logic in Core** if:

- You do not require direct control over the MMCM and PLL generated clocks
- You want to manage multiple customizations of the subsystem for multi-subsystem designs
- This is the first MIPI DSI TX Subsystem in a multi-subsystem system

These components are included in the subsystem, and their output ports are also provided as subsystem outputs.
Shared Logic Outside the Subsystem

The MMCMs and PLLs are outside this subsystem instance.

Select **Include Shared Logic in example design** if:

- This is the second MIPI DSI TX Subsystem instance in a multi-subsystem design
- You only want to manage one customization of the MIPI DSI TX Subsystem in your design
- You want direct access to the input clocks

To fully utilize the MMCM and PLL, customize one MIPI DSI TX Subsystem with shared logic in the subsystem and one with shared logic in the example design. You can connect the MMCM/PLL outputs from the first MIPI DSI TX Subsystem to the second subsystem. If you want fine control you can select **Include Shared Logic in example design** and base your own logic on the shared logic produced in the example design.

Figure 3-4 shows the sharable resource connections from the MIPI DSI TX Subsystem with shared logic included (MIPI_DSI_SS_Master) to the instance of another MIPI DSI TX Subsystem without shared logic (MIPI_DSI_SS_Slave00 and MIPI_DSI_SS_Slave01).

A total of 24 MIPI DSI TX subsystems can be implemented in a single HP I/O bank assuming one TX clock lane and one TX data lane are configured per core.

**IMPORTANT:** The master and slave cores should be configured with the same line rate when sharing clkoutphy.

**IMPORTANT:** Initialize all MIPI interfaces in the same HP IO Bank at the same time. For example, multiple DSI or D-PHY instances in a system. For more information on implementing multiple interfaces in the same HP IO Bank, see UltraScale Architecture SelectIO Resources (UG571) [Ref 8].
I/O Planning for Versal ACAPs

The MIPI DSI TX Subsystem GUI do not have I/O Assignment tab for Versal™ ACAPs. Instead you need to use consolidated I/O planning in the main Vivado IDE Planning that is nibble planner. You can select any I/O for the clock and data lanes for the selected XPIO bank.

Detailed steps on how to perform the Vivado IDE planning is detailed under section "I/O Planning for Versal Advanced IO Wizard" in Advanced I/O Wizard LogiCORE IP Product Guide (PG320) [Ref 18]. While selecting IOs in a bank across nibbles, you need to ensure the Inter-nibble, Inter-byte clock guidelines are followed. Refer to the "Clocking" section in Versal ACAP SelectIO Resources Architecture Manual (AM010) [Ref 19].
Chapter 3: Designing with the Subsystem

Clocking

The subsystem clocks are described in Table 3-5. Clock frequencies should be selected to match the data rate selected on PPI interface. As PPI interface does not allow any throttling, the input video stream should have enough bandwidth to provide the pixel data.

Table 3-5: Subsystem Clocks

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axis_aclk(1)(2)</td>
<td>Clock used by the subsystem to receive pixel stream on AXI4-Stream Interface.</td>
</tr>
<tr>
<td>dphy_clk_200M</td>
<td>See the MIPI D-PHY LogiCORE IP Product Guide (PG202) [Ref 4] for information on this clock. The same 200 MHz clock is used by register interface (s_axis) of the subsystem to access registers of its sub-cores.</td>
</tr>
</tbody>
</table>

Notes:
1. s_axis_aclk: The frequency of this clock should be greater than or equal to the minimum required frequency based on the resolution. For example for 1080p@60 Hz, 8 bits per pixel, the minimum required pixel frequency is 148.5 MHz. Therefore the s_axis_aclk should be minimum of 148.5 MHz or higher.
2. Maximum video clock is 250 MHz for UltraScale+ devices and 175 MHz for 7 series devices. If required, a higher throughput can be achieved by increasing the Pixels per clock option from Single to Dual or Quad.

 Resets

DSI Transmitter Controller has one hard reset (s_axis_aresetn) and one register based reset (soft reset).

- **s_axis_aresetn**: All the core logic blocks reset to power-on conditions including registers.
- The soft reset resets the Interrupt Status register (ISR) of DSI TX Controller and does not affect the core processing.

The subsystem has one external reset port:

- **s_axis_aresetn**: Active-Low reset for the subsystem blocks

The duration of **s_axis_aresetn** should be a minimum of 40 **dphy_clk_200M cycles** to propagate the reset throughout the system.

The reset sequence is shown in Figure 3-5.
Table 3-6 summarizes all resets available to the MIPI DSI TX Subsystem and the components affected by them.

**Table 3-6: Subsystem Components**

<table>
<thead>
<tr>
<th>Sub-core</th>
<th>s_axis_aresetn</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>Connected to s_axis_aresetn core port</td>
</tr>
<tr>
<td>MIPI DPHY</td>
<td>Inverted signal connected to core_rst port</td>
</tr>
<tr>
<td>AXI Crossbar</td>
<td>Connected to aresetn port</td>
</tr>
</tbody>
</table>

**Note:** The effect of each reset (s_axis_aresetn) is determined by the ports of the sub-cores to which they are connected. See the individual sub-core product guides for the effect of each reset signal.

---

**Protocol Description**

This section contains the programming sequence for the subsystem. Program and enable the components of subsystem in the following order:

1. MIPI DSI TX Controller
2. MIPI D-PHY (if register interface is enabled)

**Address Map Example**

Table 3-7 shows an example based on a subsystem base address of 0x44A0_0000 (32 bits) where MIPI D-PHY register interface is enabled.

**Table 3-7: Address Map**

<table>
<thead>
<tr>
<th>Core</th>
<th>Base address</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI TX Controller</td>
<td>0x44A0_0000</td>
</tr>
<tr>
<td>MIPI DPHY</td>
<td>0x44A1_0000</td>
</tr>
</tbody>
</table>
MIPI DSI TX Controller Core Programming

The MIPI DSI TX Controller programming sequence is described in Programming Sequence. Figure 3-6 and Figure 3-7 show a graphical representation of the sequence.

Programming Sequence

This sequence describes the general steps to transfer a video data received on input stream interface with required video marking packets embedded.

Case 1: Program Timing Values Set and Enable the Core

1. Read `core_config` register to ensure that “control ready” bit is set to ‘1’ before enabling the core any time (for example, after reset or after disabling the core).
2. Select the required settings for Video Mode, EoTp, etc. in the Protocol configuration register.
3. Based on peripheral resolution and timing requirements, arrive the word count values for all the different packets to be sent in video frame (HBP, HFP, HSA, HACT, etc.).
4. Enable the core and send video stream on input interface.
5. The core starts adding the required markers and then consumes the input video stream when the internal timing reaches the active portion of the video.
6. All along this sequence either continuously poll or wait for external interrupt (if enabled) and read Interrupt status register for any errors/status reported.

![Figure 3-6: Core Programming Sequence - 1](image)

Case 2: Program a Different Timing Values Set

1. Follow sequence in Case 1: Program Timing Values Set and Enable the Core for first set of values.
2. In order to program the next set of timing values, the core has to be disabled and then enabled back with a new set of timing values programmed.
**Case 3: Disabling/Enabling the Core**

1. Any time during the core operation, the core can be disabled using the `core_config` register.

2. After the core is disabled, you must wait/poll until the control ready bit is set in the `core_config` register.

3. Then you can re-enable the core after programming new settings.

   **Note:** Any changes to `bllp_mode` and blanking packet type values during core operation will take effect during the next BLLP period.

![Figure 3-7: Core Programming Sequence - 2](image)

**Case 4: Enabling the Core in Video/Command Mode**

1. Command Mode:
   - If `core_en` = 0: Enable bits 3 and 0 in Core Configuration Register (0x0)
   - If `core_en` = 1 and `command_mode` = 0
     - Disable the core, make core enable 0
     - Enable command mode
     - Enable Core

2. Video Mode:
   - If `core_en` = 0:
     - Program required Timing Registers
     - Make `core_en` = 1 and command mode bit = 0
   - If `core_en` = 1 and `command_mode` = 1
     - Wait for command execution in progress (bit 11 of 0x2C) to be 0
     - Ensure timing registers are programmed
     - Make command mode = 0
Writing Short Command:

- Check for ready for short packet to be 1 (Bit 6 in 0x2C).
- Then Write the required short packet command in 0x30 register.

Note: Short Commands written in command mode are executed within command mode. Short commands given in video mode are executed in Blanking periods.

Writing Long Command:

Long commands are to be given only in command mode, 0x29 and 0x39 are the valid data types.

- Check for ready for long packet bit to be 1 (Bit 7 in 0x2C register).
- Write datatype and word count (WC) fields in 0x30 Data FIFO register. Word count is written to bits (15:8) of 0x30.
- Write 4 bytes at a time of payload data to 0x34 Data FIFO register.
  - For example, if you have 3 bytes as WC. Write 0x00P3P2P1 to the 0x34 Data FIFO register. Append the extra MSB bits with 0s.
  - Similarly, if you have 6 bytes of valid data program WC as 6, then write 0xP4P3P2P1 to 0x34 register. Next write 0x0000P6P5 to the same 0x34 Data FIFO register

MIPI D-PHY IP Core Programming

See the MIPI D-PHY LogiCORE IP Product Guide (PG202) [Ref 4] for MIPI D-PHY IP core programming details.
Chapter 4

Design Flow Steps

This chapter describes customizing and generating the subsystem, constraining the subsystem, and the simulation, synthesis and implementation steps that are specific to this subsystem. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 11]
- *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 12]

Customizing and Generating the Subsystem

This section includes information about using Xilinx tools to customize and generate the subsystem in the Vivado Design Suite.

If you are customizing and generating the subsystem in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 10] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the subsystem using the following steps:

1. Select the IP from the Vivado IP catalog.
2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 11] and the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 12].

*Note:* Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). The layout depicted here might vary from the current version.
The subsystem configuration screen is shown in Figure 4-1.

![Customization Screen - Board](image)

Figure 4-1: **Customization Screen - Board**

**Component Name:** The Component Name is used as the name of the top-level wrapper file for the subsystem. The underlying netlist still retains its original name. Names must begin with a letter and must be composed from the following characters: a through z, 0 through 9, and "_". The default is `mipi_dsi_tx_subsystem_0`.

**Board Tab**

The Board tab page provides board automation related parameters. The subsystem board configuration screen is shown in Figure 4-1.

**Board Interface:** Select the board parameters.

- **Custom:** Allows user to configure custom values (no board automation support).
- **fmc_hpc0_connector_EV_DSI Tx:** Applicable only for ZCU102 board with FMC_HPC0 connector selected as LI-IMX274MIPI-FMC V1.0 during board selection. This selection automatically configures the MIPI DSI TX Subsystem to support AUO display which can be connected to EV FMC card. For more information, see the LI-IMX274MIPI-FMC product page [Ref 20].
Note: Board automation is valid for ZCU102 board with FMC_HPC0 slot only.

Configuration Tab

The Configuration tab page provides core related configuration parameters. The subsystem configuration screen is shown in Figure 4-2.

Figure 4-2: Customization Screen - Configuration

**DSI Lanes**: Specifies the number of D-PHY lanes for this subsystem.

**Input Pixels per beat**: Specifies the number of pixels per clock received on AXI-4 Stream Video interface.

**DSI Data type**: Specifies the Data Type (Pixel Format) as per DSI protocol (RGB888, RGB565, RGB666_L, RGB666_P, Compressed).

**DCS Command Mode**: Includes DCS command mode logic in controller sub core.

**CRC Generation logic**: Includes CRC generation logic for long packets.
Enable Initial Deskew Transmission: When set, the core generates initial skew calibration packets.

**Note:** Periodic Deskew is not supported.

**Line Rate (Mb/s):** Selects the line rate for the MIPI D-PHY core. Maximum line rate for Versal™ ACAPs go up to 2800 Mb/s, the maximum line rate for UltraScale+™ devices is 2500 Mb/s, and for 7 series is 1250 Mb/s.

**LPX Period (ns):** Transmitted length of any low-power state period.

**Enable AXI-4 Lite Register I/F:** Select to enable the register interface for the MIPI D-PHY core.

**Infer OBUFTDS for 7 series HS outputs:** Select this option to infer OBUFTDS for HS outputs.

**Note:** This option is available only for 7 series D-PHY TX configuration. It is recommended to use this option for D-PHY compatible solution based on resistive circuit. For details, see *D-PHY Solutions* (XAPP894) [Ref 17].

### Shared Logic Tab

The Shared Logic tab page provides shared logic inclusion parameters. The subsystem shared logic configuration screen is shown in Figure 4-3.
Chapter 4: Design Flow Steps

**Shared Logic:** Select whether the MMCM and PLL are included in the core or in the example design. Values are:

- Include Shared Logic in core
- Include Shared Logic in example design

**Pin Assignment Tab for UltraScale+/7 Series Devices**

The Pin Assignment tab page allows to select pins. The subsystem pin assignment configuration screen is shown in Figure 4-4.

**Note:** This tab is not available for 7 series device configurations.
Chapter 4: Design Flow Steps

HP IO Bank Selection: Select the HP I/O bank for clock lane and data lane implementation.

Clock Lane: Select the LOC for clock lane. This selection determines the I/O byte group within the selected HP I/O bank.

Data Lane 0/1/2/3: Displays the Data lanes 0, 1, 2, and 3 LOC based on the clock lane selection.

User Parameters

Table 4-1 shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console).
<table>
<thead>
<tr>
<th>User Parameter</th>
<th>Vivado IDE Parameter</th>
<th>Default Value</th>
<th>Allowable Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSI_LANES</td>
<td>DSI Lanes</td>
<td>1 to 4</td>
<td>Maximum of 4 lanes</td>
</tr>
<tr>
<td>DSI_DATATYPE</td>
<td>DSI Data type</td>
<td>RGB888</td>
<td>RGB666 (Loosely, Packed), RGB565, RGB888, Compressed Pixel stream. (Only formats listed in sec 10.2.1 of DSI Specification are supported.)</td>
</tr>
</tbody>
</table>
| DSI_CRC_GEN   | CRC Generation logic | 1            | 0: No CRC calculated for long packets, fixed to 0x0000  
1: CRC calculated for long packets |
| C_DSI_XMIT_INITIAL_DESKEW | Enable Initial Deskew Transmission | 0            | 0: No initial skew calibration packets sent.  
1: the core generates initial skew calibration packets. |
| C_INCLUDE_DCS_CMD_MODE | DCS Command Mode, | 0            | 0: The subsystem doesn’t support command only mode and long command packets.  
1: Supports long and short commands in command mode. |
| DSI_PIXELS    | Input Pixels per beat | 1            | Pixels per beat received on input stream interface  
Single pixel per beat  
Dual pixels per beat  
Quad pixels per beat |
| DHY_LINERATE  | Line Rate (Mb/s)     | 1000         | Versal ACAPs: 260–2500 Mb/s  
UltraScale+/7 series: 80–2500 Mb/s |
| DPHY_LPX_PERIOD | LPX Period (ns)    | 50           | 50–100 (ns) |
| DPHY_EN_REGIF | Enable AXI-4 Lite Register I/F | 0            | 0: Disable register interface for DPHY  
1: Enable register interface for DPHY |
| SupportLevel  | Shared Logic         | 0            | |
| HP_IO_BANK_SELECTION | HP IO Bank Selection | Value based on part selected. |
| CLK_LANE_IO_LOC | Clock Lane           | Value based on part selected. |
| DATA_LANE0_IO_LOC | Data Lane0           | Value based on part selected. |
| DATA_LANE1_IO_LOC | Data Lane1           | Value based on part selected. |
| DATA_LANE2_IO_LOC | Data Lane2           | Value based on part selected. |
| DATA_LANE3_IO_LOC | Data Lane 3          | Value based on part selected. |
| C_EN_HS_OBUFTDS | Infer OBUFTDS for 7Series HS outputs | 0            | Enable OBUFTDS for 7Series devices |
Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 11].

Constraining the Subsystem

This section contains information about constraining the subsystem in the Vivado Design Suite.

Required Constraints

This section is not applicable for this subsystem.

Device, Package, and Speed Grade Selections

This section is not applicable for this subsystem.

Clock Frequencies

See Clocking.

Clock Management

The MIPI DSI TX Subsystem sub-core MIPI D-PHY uses an MMCM to generate the general interconnect clocks, and the PLL is used to generate the serial clock and parallel clocks for the PHY. The input to the MMCM is constrained as shown in Clock Frequencies section of MIPI D-PHY LogiCORE IP Product Guide (PG202) [Ref 4]. No additional constraints are required for the clock management.

Clock Placement

This section is not applicable for this subsystem.

Banking

The MIPI DSI TX Subsystem provides the Pin Assignment Tab option to select the HP I/O bank. Clock lane and data lane(s) are implemented on the selected I/O bank BITSLICE(s).

Transceiver Placement

This section is not applicable for this subsystem.
I/O Standard and Placement

The MIPI standard serial I/O ports should use MIPI_DPHY_DCI for the I/O standard in the XDC file for UltraScale+ family. The LOC and I/O standards must be specified in the XDC file for all input and output ports of the design. The MIPI DSI TX Subsystem MIPI D-PHY sub-core generates the I/O pin LOC for the pins that are selected during IP customization for UltraScale+ designs. No I/O pin LOC are provided for 7 series MIPI D-PHY IP designs. You have to manually select the clock capable I/O for 7 series TX clock lane and restrict the I/O selection within the I/O bank for MIPI D-PHY TX.

It is recommended to select the I/O bank with VRP pin connected for UltraScale+ MIPI D-PHY TX IP core. If VRP pin is present in other I/O bank in the same I/O column of the device the following DCI_CASCADE XDC constraint should be used. For example, I/O bank 65 has a VPR pin and the D-PHY TX IP is using the I/O bank 66.

```plaintext
set_property DCI_CASCADE {66} [get_iobanks 65]
```

Simulation

There is no simulation supported example design available for MIPI DSI TX Subsystem.

Synthesis and Implementation

For details about synthesis and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 11].

Example Design

MIPI DSI TX Subsystem does not support the application example design generation. For MIPI DSI TX example design, refer to MIPI CSI-2 RX Subsystem Application example design which uses MIPI DSI TX Subsystem for display option. This example design also allows you to test the MIPI DSI only path using Test Pattern Generator.

For more information, see MIPI CSI-2 Receiver Subsystem Product Guide (PG232) [Ref 5].
Verification, Compliance, and Interoperability

The MIPI DSI TX Subsystem has been verified using both simulation and hardware testing. A highly parameterizable transaction-based simulation test suite has been used to verify the core. The tests include:

- Different lane combinations and line rates
- High-Speed Data reception with short/long packets, different pixel formats and video modes.
- All possible output pixels per clock, pixel type combinations.
- Recovery from error conditions
- Register read and write access

Hardware Validation

The MIPI DSI TX Subsystem is tested for functionality, performance, and reliability using Xilinx® evaluation platforms. The MIPI DSI TX Subsystem verification test suites for all possible modules are continuously being updated to increase test coverage across the range of possible parameters for each individual module.

A series of MIPI DSI TX Subsystem test scenarios are validated using the Xilinx development boards listed in Table A-1. These boards permit the prototyping of system designs where the MIPI DSI TX Subsystem processes different short/long packets received on serial lines.

Table A-1: Xilinx Development Board

<table>
<thead>
<tr>
<th>Target Family</th>
<th>Evaluation Board</th>
<th>Characterization Board</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zynq® UltraScale+™ MPSoC</td>
<td>ZCU102</td>
<td>N/A</td>
</tr>
</tbody>
</table>

7 series devices do not have a native MIPI IOB support. You will have to target the HP bank and/or HR Bank I/O for MIPI IP implementation. For more information on MIPI IOB compliant solution and guidance, refer D-PHY Solutions (XAPP894) [Ref 17].
Table A-2 shows the Interoperability Testing:

**Table A-2: Interoperability Testing**

<table>
<thead>
<tr>
<th>MIPI Display</th>
<th>Board/Device</th>
<th>Tested Configuration</th>
<th>Resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>B101UAN01.7</td>
<td>ZCU102/xczu9eg-ffvb1156-2-e</td>
<td>1000 Mb/s 4 Lanes RGB888 Sync Events</td>
<td>1920x1200 @60fps</td>
</tr>
</tbody>
</table>
Appendix B

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

**TIP:** If the IP generation halts with an error, there might be a license issue. See Licensing and Ordering for more details.

---

Finding Help on Xilinx.com

To help in the design and debug process when using the MIPI DSI Transmitter Subsystem, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

**Documentation**

This product guide is the main document associated with the MIPI DSI Transmitter Subsystem. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

**Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.
Answer Records for this subsystem can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

**Master Answer Record for the MIPI DSI Transmitter Subsystem**

AR: 66769

### Technical Support

Xilinx provides technical support at the Xilinx Support web page for this IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

Xilinx provides premier technical support for customers encountering issues that require additional assistance.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

---

### Debug Tools

There are many tools available to address MIPI DSI Transmitter Subsystem design issues. It is important to know which tools are useful for debugging various situations.

**Vivado Design Suite Debug Feature**

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.
The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 15].

---

**Hardware Debug**

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Vivado debug feature is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the debug feature for debugging the specific problems.

**General Checks**

- Ensure MIPI DPHY and MIPI DSI TX Controller cores are in the enable state by reading the registers.

---

**Interface Debug**

**AXI4-Lite Interfaces**

Read from a register that does not have all 0s as a default to verify that the interface is functional. See Figure B-1 for a read timing diagram. Output `s_axi_arready` asserts when the read address is valid, and output `s_axi_rvalid` asserts when the read data/response is valid. If the interface is unresponsive, ensure that the following conditions are met:

- The `lite_aclk` inputs are connected and toggling.
- The interface is not being held in reset, and `lite_arsetn` is an active-Low reset.
- The main subsystem clocks are toggling and that the enables are also asserted.
- If the simulation has been run, verify in simulation and/or a debug feature capture that the waveform is correct for accessing the AXI4-Lite interface.
**AXI4-Stream Interfaces**

If data is not being transmitted or received, check the following conditions:

- If transmit `<interface_name>_tready` is stuck Low following the `<interface_name>_tvalid` input being asserted, the subsystem cannot send data.
- If the receive `<interface_name>_tvalid` is stuck Low, the subsystem is not receiving data.
- Check that the `video_aclk` and `dphy_clk_200M` inputs are connected and toggling.
- Check subsystem configuration.

![AXI4 Interface Read command](image_url)
Application Software Development

Software driver information is not currently available.
Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select Help > Documentation and Tutorials.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the Design Hubs View tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.
References

These documents provide supplemental material useful with this product guide:

1. MIPI Alliance Standard for Display Serial Interface DSI: mipi.org/specifications/display-interface
2. MIPI Alliance Standard for Physical Layer D-PHY: mipi.org/specifications/physical-layer
3. AXI4-Stream Video IP and System Design Guide (UG934)
4. MIPI D-PHY LogiCORE IP Product Guide (PG202)
5. MIPI CSI-2 Receiver Subsystem Product Guide (PG232)
6. AXI Interconnect LogiCORE IP Product Guide (PG059)
7. AXI IIC Bus Interface LogiCORE IP Product Guide (PG090)
8. UltraScale Architecture SelectIO Resources User Guide (UG571)
14. ISE to Vivado Design Suite Migration Guide (UG911)
17. D-PHY Solutions (XAPP894)
18. Advanced I/O Wizard LogiCORE IP Product Guide (PG320)
19. Versal ACAP SelectIO Resources Architecture Manual (AM010)
20. LI-IMX274MIPI-FMC product page: LI-IMX274MIPI-FMC
## Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>07/14/2020</td>
<td>2.1</td>
<td>Added support for Versal devices.</td>
</tr>
</tbody>
</table>
| 06/26/2020 | 2.1     | • New clocking architecture for line rates above 1500 Mb/s, which removes need for ctrl_clk.  
 • Relaxed restriction on input pixels per clock and data types for line rates above 1500 Mb/s. |
| 10/30/2019 | 2.0     | • Extended line rate support to 2500 Mb/s                                 |
|            |         | • Added DCS Long Packet Support                                          |
| 11/14/2018 | 2.0     | • Added Spartan 7 series support                                         |
|            |         | • Updated Unsupported Features section                                   |
|            |         | • Added an important note in the Shared Logic Outside the Subsystem section |
|            |         | • Updated Simulation section                                             |
| 10/04/2017 | 2.0     | • MIPI D-PHY serial pins grouped as interface                            |
|            |         | • Board automation support added for FMC:LI-IMX274MIPI-FMC V1.0 which can be placed on ZCU102 FMC HPC0 slot. This FMC can interface MIPI AUO display |
| 04/05/2017 | 1.1     | • MIPI D-PHY 3.1 changes integrated                                      |
| 10/05/2016 | 1.1     | • MIPI D-PHY 3.0 changes integrated                                      |
|            |         | • 7 Series support                                                       |
|            |         | • Details on Timing Register(s) calculation procedure and more than 4 Lane implementation added |
| 04/06/2016 | 1.0     | Initial Xilinx release                                                   |
Appendix D: Additional Resources and Legal Notices

Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2016-2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.