Performance and Resource Utilization for AXI Central Direct Memory Access v4.1

Vivado Design Suite Release 2019.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_AXI_LITE_IS_ASYNC
C_M_AXI_DATA_WIDTH
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -1 UltraScale_512DW_1 1 512 s_axi_lite_aclk=100 m_axi_aclk 341 2547 4016 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 UltraScale_512DW_2 1 512 s_axi_lite_aclk=100 m_axi_aclk 444 2731 4015 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -3 UltraScale_512DW_3 1 512 s_axi_lite_aclk=100 m_axi_aclk 482 2751 4015 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -1 UltraScale_64DW_1 1 64 s_axi_lite_aclk=100 m_axi_aclk 416 1419 2525 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 UltraScale_64DW_2 1 64 s_axi_lite_aclk=100 m_axi_aclk 529 1493 2525 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -3 UltraScale_64DW_3 1 64 s_axi_lite_aclk=100 m_axi_aclk 575 1485 2525 0 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_AXI_LITE_IS_ASYNC
C_M_AXI_DATA_WIDTH
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku5p ffvb676 -1 UltraScalePlus_512DW_1 1 512 s_axi_lite_aclk=100 m_axi_aclk 512 2766 4015 0 0 0 PRODUCTION 1.23 03-18-2019
xcku5p ffvb676 -2 UltraScalePlus_512DW_2 1 512 s_axi_lite_aclk=100 m_axi_aclk 598 2813 4016 0 0 0 PRODUCTION 1.23 03-18-2019
xcku5p ffvb676 -3 UltraScalePlus_512DW_3 1 512 s_axi_lite_aclk=100 m_axi_aclk 621 2812 4015 0 0 0 PRODUCTION 1.23 03-18-2019
xcku5p ffvb676 -1 UltraScalePlus_64DW_1 1 64 s_axi_lite_aclk=100 m_axi_aclk 629 1513 2525 0 0 0 PRODUCTION 1.23 03-18-2019
xcku5p ffvb676 -2 UltraScalePlus_64DW_2 1 64 s_axi_lite_aclk=100 m_axi_aclk 723 1504 2525 0 0 0 PRODUCTION 1.23 03-18-2019
xcku5p ffvb676 -3 UltraScalePlus_64DW_3 1 64 s_axi_lite_aclk=100 m_axi_aclk 777 1512 2525 0 0 0 PRODUCTION 1.23 03-18-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.