Introduction

The LogiCORE™ IP Virtex®-6 FPGA Integrated Block for PCI Express® core is a high-bandwidth, scalable, and reliable serial interconnect building block for use with Virtex-6 FPGA devices. The Integrated Block for PCI Express (PCIe®) solution supports 1-lane, 2-lane, 4-lane, and 8-lane Endpoint and Root Port configurations at up to Gen2 (5 Gb/s) speeds, all of which are compliant with the PCI Express Base Specification, rev. 2.0.

PCI Express offers a serial architecture that alleviates many of the limitations of parallel bus architectures by using clock data recovery (CDR) and differential signaling. Using CDR (as opposed to source synchronous clocking) lowers pin count, enables superior frequency scalability, and makes data synchronization easier. The layered architecture of PCI Express provides for future attachment to copper, optical, or emerging physical signaling media. PCI Express technology, adopted by the PCI-SIG® as the next generation PCI™, is backward-compatible to the existing PCI software model.

With higher bandwidth per pin, low overhead, low latency, reduced signal integrity issues, and CDR architecture, the Integrated Block for PCIe sets the industry standard for a high-performance, cost-efficient third-generation I/O solution.

The Integrated Block for PCI Express solution is compatible with industry-standard application form factors such as the PCI Express Card Electromechanical (CEM) v2.0 and the PCI Industrial Computer Manufacturers Group (PICMG) 3.4 specifications.

---

**LogiCORE IP Facts Table**

<table>
<thead>
<tr>
<th>Core Specifics</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Supported FPGA Families</td>
<td>Virtex-6(2)</td>
</tr>
<tr>
<td>Minimum Device</td>
<td>XC6VLX75T-1(3)</td>
</tr>
<tr>
<td>Resources</td>
<td>See Table 2</td>
</tr>
<tr>
<td>Special Features</td>
<td>GTXE1 Transceivers, Virtex-6 FPGA Integrated Block for PCI Express, Virtex-6 FPGA MMCM, Block RAM</td>
</tr>
</tbody>
</table>

**Provided with Core**

| Design Files | Verilog® RTL and VHDL Source and Simulation Models, Verilog and VHDL Test Bench, Verilog and VHDL Example Design |
| Constraints File | User Constraints File (UCF) |
| Design Tool Support |  |
| HDL Synthesis Tool | XST 13.1 |
| Xilinx Implementation Tools | Xilinx ISE® 13.1 |
| Simulation Tools(4) | Cadence Incisive Enterprise Simulator (IES) 10.2, Synopsys VCS and VCS MX 2010.06, Mentor Graphics ModelSim 6.6d, Xilinx ISim 13.1 |

**Support**

Provided by Xilinx, Inc. @ www.xilinx.com/support

---

1. For the complete list of supported devices, see the release notes for this core.
2. Virtex-6 FPGA solutions require the latest production silicon stepping and are pending hardware validation; the LogiCORE IP warranty does not include production usage with engineering sample silicon.
3. Designs needing 8-lane operation with Gen2 (5 Gb/s) speeds must use the 128-bit version of the product. See Table 1 for supported devices and speed grades.
Features

- High-performance, highly flexible, scalable, and reliable, general purpose I/O core
  - Compliant with the PCI Express Base Specification, rev. 2.0
  - Compatible with conventional PCI software model
- Incorporates Xilinx Smart-IP™ technology to guarantee critical timing
- Uses GTXE1 transceivers for Virtex-6 LXT and SXT devices
  - 2.5 GT/s and 5.0 GT/s line speed
  - Supports 1-lane, 2-lane, 4-lane, and 8-lane operation
  - Elastic buffers and clock compensation
  - Automatic clock data recovery
- Supports Endpoint and Root Port configurations
- 8B/10B encode and decode
- Supports Lane Reversal and Lane Polarity Inversion per PCI Express specification requirements
- Standardized user interface
  - Easy-to-use packet-based protocol
  - Full-duplex communication
  - Back-to-back transactions enable greater link bandwidth utilization
  - Supports flow control of data and discontinuation of an in-process transaction in transmit direction
  - Supports flow control of data in receive direction
- Compliant with PCI/PCI Express power management functions
- Supports a maximum transaction payload of up to 1024 bytes
- Supports Multi-Vector MSI for up to 32 vectors and MSI-X

Table 1: 8-lane Gen2 Product Support

<table>
<thead>
<tr>
<th>Speed Grade</th>
<th>CMPS</th>
<th>Supported Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>-3</td>
<td>Up to 512 bytes</td>
<td>All LXT, SXT and HXT parts.</td>
</tr>
<tr>
<td>-2</td>
<td>Up to 256 bytes</td>
<td>All SXT, HXT and LXT parts except LX365T and LX550T.</td>
</tr>
<tr>
<td>-1</td>
<td>-</td>
<td>Not supported.</td>
</tr>
</tbody>
</table>

1. LX365T and LX550T are not supported in -2 speed grade devices.

Table 2: Resources Used

<table>
<thead>
<tr>
<th>Product</th>
<th>Interface Width</th>
<th>GTXE1</th>
<th>LUT(1)</th>
<th>FF(1)</th>
<th>Rx Buffers Size (KB)</th>
<th>Tx Buffers Size (KB)</th>
<th>CMPS(2) (Bytes)</th>
<th>Block RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-lane Gen1/Gen2</td>
<td>64-bit</td>
<td>1</td>
<td>200</td>
<td>175</td>
<td>8 or 16</td>
<td>4-32</td>
<td>128-1024</td>
<td>4 or 8</td>
</tr>
<tr>
<td>2-lane Gen1/Gen2</td>
<td>64-bit</td>
<td>2</td>
<td>350</td>
<td>275</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-lane Gen1/Gen2</td>
<td>64-bit</td>
<td>4</td>
<td>625</td>
<td>475</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-lane, Gen1</td>
<td>64-bit</td>
<td>8</td>
<td>1100</td>
<td>850</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-lane, Gen2(3)</td>
<td>128-bit</td>
<td>8</td>
<td>1525</td>
<td>2850</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. Numbers are for the default core configuration. Actual LUT and FF utilization values vary based on specific configurations.
2. Capability Maximum Payload Size (CMPS).
3. The 8-lane Gen2 product is only supported for the Endpoint configuration.
• Up-configure capability enables application driven bandwidth scalability
• Compliant with PCI Express transaction ordering rules

Applications

The Integrated Block for PCI Express architecture enables a broad range of computing and communications target applications, emphasizing performance, cost, scalability, feature extensibility and mission-critical reliability. Typical applications include

• Data communications networks
• Telecommunications networks
• Broadband wired and wireless applications
• Cross-connects
• Network interface cards
• Chip-to-chip and backplane interconnect
• Crossbar switches
• Wireless base stations

Functional Description

For information about the internal architecture and detailed descriptions of the interfaces of the Virtex-6 FPGA Integrated Block, see UG517, LogiCORE IP Virtex-6 FPGA Integrated Block for PCI Express User Guide. Figure 1 illustrates the interfaces to the core.

• System (SYS) Interface
• PCI Express (PCI EXP) Interface
• Physical Layer Control and Status (PL) Interface
• Configuration (CFG) Interface
• Transaction (TRN) Interface

Figure 1: Integrated Block for PCI Express Top-level Functional Blocks and Interfaces
Protocol Layers

The Integrated Block for PCIe follows the PCI Express Base Specification, rev. 2.0 layering model, which consists of the Physical, Data Link, and Transaction Layers. The protocol uses packets to exchange information between layers. Packets are formed in the Transaction and Data Link Layers to carry information from the transmitting component to the receiving component. Necessary information is added to the packet being transmitted, which is required to handle the packet at specific layers.

At the receiving end, each layer of the receiving element processes the incoming packet, strips the relevant information and forwards the packet to the next layer. As a result, the received packets are transformed from their Physical Layer representation to their Data Link Layer representation and Transaction Layer representation.

The functions of the protocol layers include:

- Generating and processing of TLPs
- Flow-control management
- Initialization and power management functions
- Data protection
- Error checking and retry functions
- Physical link interface initialization
- Maintenance and status tracking
- Serialization, deserialization and other circuitry for interface operation

Each of the protocol layers are defined in the sections that follow.

Physical Layer

The Physical Layer exchanges information with the Data Link Layer in an implementation-specific format. This layer is responsible for converting information received from the Data Link Layer into an appropriate serialized format and transmitting it across the PCI Express Link at a frequency and width compatible with the remote device.

Data Link Layer

The Data Link Layer acts as an intermediate stage between the Transaction Layer and the Physical Layer. Its primary responsibility is to provide a reliable mechanism for the exchange of Transaction Layer Packets (TLPs) between the two Components on a Link.

Services provided by the Data Link Layer include data exchange (TLPs), error detection and recovery, initialization services and the generation and consumption of Data Link Layer Packets (DLLPs). DLLPs are the mechanism used to transfer information between Data Link Layers of two directly connected components on the Link. DLLPs are used for conveying information such as Flow Control and TLP acknowledgments.

Transaction Layer

The upper layer of the PCI Express architecture is the Transaction Layer. The primary function of the Transaction Layer is the assembly and disassembly of Transaction Layer Packets (TLPs). Packets are formed in the Transaction and Data Link Layers to carry the information from the transmitting component to the receiving component. TLPs are used to communicate transactions, such as read and write, as well as certain types of events. To maximize the efficiency of communication between devices,
the Transaction Layer implements a pipelined, full split-transaction protocol and manages credit-based flow control of TLPs.

**Configuration Management**

The Configuration Management Layer supports generation and reception of System Management Messages by communicating with the other layers and the user application. This layer contains the device configuration space and other system functions. The Configuration layer implements PCI/PCI-Express power management capabilities, and facilitates exchange of power management messages, including support for PME event generation. Also implemented are user-triggered error message generation, and user-read access to the device configuration space.

**PCI Configuration Space**

The configuration space consists of three primary parts. These include the following:

- Legacy PCI v3.0 Type 0/1 Configuration Space Header
  - Type 0 Configuration Space Header, used by Endpoint applications
  - Type 1 Configuration Space Header, used by Root Port applications
- Legacy Extended Capability Items
  - PCIe Capability Item
  - Power Management Capability Item
  - Message Signaled Interrupt (MSI) Capability Item
  - MSI-X Capability Item (optional)
- PCIe Extended Capabilities
  - Device Serial Number Extended Capability (optional)
  - Virtual Channel Extended Capability (optional)
  - Vendor Specific Extended Capability (optional)

These capabilities, together with the standard Type 0/1 header, support software driven Plug and Play initialization and configuration.

**Support**

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

**Ordering Information**

The Virtex-6 FPGA Integrated Block for PCI Express is included with the CORE Generator™ tool.
Revision History

The following table shows the revision history for this document:

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description of Revisions</th>
</tr>
</thead>
<tbody>
<tr>
<td>06/24/09</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
<tr>
<td>09/16/09</td>
<td>2.0</td>
<td>Updated core to v1.3 and ISE to v11.3.</td>
</tr>
<tr>
<td>12/02/09</td>
<td>3.0</td>
<td>Updated core to v1.4 and ISE to v11.4.</td>
</tr>
<tr>
<td>04/19/10</td>
<td>4.0</td>
<td>Updated core to v1.5 and ISE to v12.1.</td>
</tr>
<tr>
<td>09/21/10</td>
<td>5.0</td>
<td>Updated core to v1.6 and ISE to v12.3.</td>
</tr>
<tr>
<td>03/01/11</td>
<td>6.0</td>
<td>Updated core to v1.7 and ISE to v13.1.</td>
</tr>
</tbody>
</table>

Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.