23.7 A 7.4-to-14GHz PLL with 54fs_{rms} Jitter in 16nm FinFET for Integrated RF-Data-Converter SoCs

Didem Turker¹, Ade Bekele¹, Parag Upadhyaya¹, Bob Verbruggen², Ying Cao¹, Shaojun Ma¹, Christophe Erdmann², Brendan Farley², Yohan Frans¹, Ken Chang¹

¹Xilinx, San Jose, CA; ²Xilinx, Dublin, Ireland

Direct-RF data converters [1,2] have seen increased adoption in remote-radiohead TX and RX, due to their unparalleled bandwidth and flexibility. However, since these converters need to directly synthesize and sample multi-GHz radio signals, the sampling clock must exhibit excellent phase-noise performance, to minimize self- and adjacent- channel mixing, and strong suppression of reference and harmonic spurs, to meet stringent out-of-band emissions and minimize aliased energy. Furthermore, a wide range of sampling frequencies is required for the flexibility to cover multiple bands. Due to these stringent requirements, typically, external PLLs are employed, adding to the BOM cost. This work presents techniques for a fully integrated 7.4-to-14GHz PLL in 16nm FinFET that has 54fs_{rms} jitter to satisfy the low noise requirements of RF data converters.

The design of a wide-range PLL, which implies wide-range LC VCOs for cost optimization, presents significant challenges. The VCO typically requires large capacitor banks, compromising the quality factor (Q) of the LC tank. Some phase-noise reduction techniques like the use of AC coupling capacitors to optimize varactor DC operating points and the use of harmonic filtering are not feasible in a wide-range VCO design. In addition to the wide-range-VCO design challenges, the increased flicker noise of FinFET devices impacts the performance of every PLL sub-block, particularly the VCO, which has 1/f³ rather than 1/f slope at low offset frequencies. To meet the overall phase-noise requirement, a wide PLL bandwidth is preferred, which means all sub-blocks that contribute to the in-band phase noise of the PLL must have low noise.

Figure 23.7.1 shows the RF SoC architecture, where the PLL, followed by a divider and clock distribution buffers, provides clocks to the DAC and ADC slices. The PLL uses two LC VCOs to generate continuous frequency coverage from 7.4 to 14GHz. A charge pump (CP), a loop filter, and CMOS circuits, such as a feedback divider (/N), a phase frequency detector (PFD), a reference-clock input buffer, and reference clock distribution, all contribute to the PLL in-band phase noise. In order to keep their flicker- and thermal-induced phase noise low, the CMOS circuits require fast edge-rate. All flip-flops and the buffers in the feedback divider and the PFD direct path have less than 10ps rise/fall time, and the PFD dead-zone mitigation pulse width is between 30 to 40ps over all PVT conditions. The supply for the CMOS circuits is isolated from the rest of the design in order to mitigate spurs associated with self-induced supply noise from the fast edge-rate. Moreover, CP and VCO each have separate deep nwells to improve substrate noise isolation.

Figure 23.7.2 shows the charge-pump (CP) circuit. The CMOS input from the PFD is converted to differential to drive a PMOS-and-NMOS current-steering pair, which works off the regulated supply. To keep a large dynamic range, 18 CP unit slices are used in parallel to deliver large current required to keep noise low. A replica bias is used to ensure that up and down currents are matched within <1% over the CP dynamic range. It is sized $4\times$ of the CP unit cell to ensure better matching and lower noise. An RC filter is added to the PMOS current source to reduce output noise. A unity-gain feedback opamp is used to keep the charge-pump output common mode constant to reduce dynamic CP mismatch. The current mismatch, coupled with the use of small resistor values and low leakage MOM capacitors in the loop filter, significantly improves the PLL spurious response.

To mitigate the impact of the flicker noise on the VCO voltage regulator, the noise of the bandgap and bias generation circuitry, which delivers the regulator reference voltage Vref, is filtered by a passive RC filter, as illustrated in Fig. 23.7.3. In addition, a programmable FET resistor in sub-threshold operation is placed at the output of the OTA to realize large (several mega-ohms) resistance to implement <10kHz low-pass filter with a small silicon footprint. The use of a large resistor in the regulator feedback path is possible due to the low gate leakage of the FinFET process.

Two LC VCOs are designed to cover 7.4 to 14GHz PLL range with >1GHz frequency overlap to ensure continuous frequency coverage over PVT. In the 16nm FinFET process, the flicker noise of a PMOS transistor is higher than that of an NMOS transistor; therefore, an all-NMOS VCO architecture with stacked gm pair and current bias is implemented. A closed-loop coarse tuning FSM sets a 6-bit and a 5-bit coarse tuning word to lower-band (LB) and upper-band (UB) VCOs, respectively, to control binary weighted high-Q MOM capacitor banks to choose the proper frequency band. The coarse tuning capacitor array consists of MOM capacitor units with an NMOS switch M1 and two-stack NMOS pull devices as illustrated in Fig. 23.7.3. When the unit is on, the source/drain (S/D) nodes A and B of M1 are pulled to ground through the high impedance pull devices to achieve higher Q. When the unit is off, nodes A and B are pulled high to minimize Q degradation due to S/D leakage of M1, especially at higher temperatures.

The MOM capacitor units are placed between the inductor coil legs in the layout and the units of different binary bits are distributed as a common centroid to mitigate inductor-leg distributive effect to ensure sufficient overlap between adjacent coarse frequency bands as illustrated in Fig. 23.7.3. This also allows the use of smaller tuning varactors, which is the lowest Q element in the LC tank, further improving the VCO phase-noise performance. To ensure that the VCO stays within the same coarse frequency band when temperature drifts after the initial coarse band tuning, temperature compensation is applied using varactors controlled by a bandgap circuit that generates a voltage, V_{te} , proportional to the temperature. The V_{te} voltage is RC-filtered to limit its noise contribution to the LC VCO. A small-silicon-footprint inductor (coil diameter < 90µm) with Q >17 is used for the LC tank.

The RF SoC with the integrated PLL is fabricated in a 16nm FinFET process. Figure 23.7.4 shows the phase noise measured at the divide-by-2 output, with the PLL running at 12.5GHz using a 500MHz reference. The PLL achieves phase noise of -120dBc/Hz at 100kHz and -123dBc/Hz at 1MHz offset. The rms jitter integrated from 10kHz to 10MHz is 53.6fs. The regulator-output FET filter improves phase noise by 3.5dB around 300KHz and the rms jitter by 10fs. Figure 23.7.5 shows the spurious response of the PLL observed at the DAC output with PLL running at 12.5GHz and its output divider set to 2. A sinusoidal data pattern is applied to the DAC such that when sampled by 6.25GHz clock, the DAC output tone is at 1.052GHz. Measured reference spur level is less than -75dBc at F_{ref} =500MHz offset and is less than -80dBc for the higher-order reference harmonics.

Figure 23.7.5 shows the phase noise of the PLL for 14, 12.5, 10, and 8GHz, measured after the divide-by-2 circuit, with a 500MHz reference, demonstrates consistent low in-band noise throughout the PLL operation range. The PLL dissipates 45mW of total power at 12.5GHz, including the reference distribution buffers. Figure 23.7.6 summarizes PLL performance along with previously published RF PLLs [3-6] where phase noise is normalized to 1GHz for comparison. A figure-of-merit (FOM_T) that takes integrated jitter, power consumption, and tuning range into account is defined, and this work exhibits an FOM_T of -246.8dB. Figure 23.7.7 shows the micrographs of the RF SoC and PLL, where the PLL occupies 0.35mm² area.

Acknowledgments:

The authors would like to thank Xilinx SerDes layout, verification, and application teams for making this project possible.

References:

[1] J. Wu, et al., "A 4GS/s 13b Pipelined ADC with Capacitor and Amplifier Sharing in 16nm CMOS", *ISSCC*, pp. 466-467, Feb. 2016.

[2] C. Erdmann, et al., "A 330mW 14b 6.8GS/s Dual-Mode RF DAC in 16nm FinFET Achieving –70.8dBc ACPR in a 20MHz Channel at 5.2GHz", *ISSCC*, pp. 280-281, Feb. 2017.

[3] X. Gao, et al., "A 2.2GHz Sub-Sampling PLL with 0.16ps_{rms} Jitter and -125dBc/Hz In-Band Phase Noise at 700µW Loop-Components Power", *IEEE Symp. VLSI Circuits*, pp. 139-140, June 2010.

[4] X. Gao, et al., "A 2.7-4.3GHz 0.16ps_{rms} Jitter -246.8dB FOM Digital Fractional-N Sampling PLL in 28nm CMOS", ISSCC, pp. 174-175, Feb. 2016.

[5] C. Yao, et al., "A 14nm Fractional-N Digital PLL with 0.14ps_{rms} Jitter and -78dBc Fractional Spur for Cellular RFICs". *ISSCC*, pp. 422-423, Feb. 2017.

[6] M. Raj, et al., "A 164fs_{rms} 9-to-18GHz Sampling Phase Detector Based PLL with In-Band Noise Suppression and Robust Frequency Acquisition in 16nm FinFET", *IEEE Symp. VLSI Circuits*, pp. 182-183, June 2017.

