

SDAccel Development Environment

Release Notes

UG1202 (v2016.1) June 14, 2016



Revision History

The following table shows the revision history for this document.

Date	Version	Changes
6/14/2016	2016.1	Introduces higher kernel performance features for automatic loop pipelining and unrolling, memory coalescing and kernel clock scaling
2/16/2016	2015.4	Xilinx OpenCL runtime supports IBM Power8 Eclipse IDE enhanced with examples. Coding templates and performance optimization guide. New DSA v2.1 for Alpha Data ADM-PCIE-7V3 and ADM-PCIE-KU3 board. New DSA v2.1 for Alpha Data ADM-PCIE-7V3 with 1-DDR New DSA v2.1 for ADM-PCIE-KU3 board with 1-DDR and 2-DDR.
11/9/2015	2015.3	New DSA v2.0 for Alpha Data ADM-PCIE-7V3 Virtex-7 690T board and Alpha Data ADM-PCIE-KU3 Kintex® UltraScale® KU60 board. Beta release of Eclipse IDE with Debug, Profile and Application Trace.
6/1/2015	2015.1	Initial Xilinx 2015.1 release.

What's New

The SDAccel® Development Environment 2016.1 release focuses on achieving higher kernel performance by introducing new features for automatic loop pipelining and unrolling, memory coalescing, and kernel clock scaling. This release also increases the target kernel clock speed to up to 250 MHz, delivering the highest kernel performance to date. In addition to the performance benefits, there are new kernel profiling features, and a new DSA with a Higher Fabric Capacity to allow for larger kernels. Lastly, this release introduces the Application Optimization Assistant, allowing users to more efficiently understand and optimize code for the application, not just kernel or host, independently.

- **Performance**

- Automatic kernel clock scaling allows execution of kernels in hardware without timing closure constraints.
- Support for kernel clock frequency increased up to 250Mhz for supported DSAs.
- Automatic memory coalescing to achieve maximum memory throughput without required code refactoring.
- Automatic loop pipelining and unrolling allows kernels to achieve higher data throughput without requiring attributes or pragmas.
- Support for DSA with 2 DDR memory doubles kernel to global memory bandwidth.
- Examples showing how to improve application memory throughput from host to global and kernel to global memory.
- Coding templates and examples with supported attributes and techniques for improving kernel performance.

- **Usability**

- Enhanced Kernel profiling identifies when kernel performance stalls due to delays in data because of memory inefficiencies.
- Application Optimization Assistant provides Profile Rule Checks, which is integrated with the Profile Summary Viewer and enables users to focus on the key areas of their kernel. PRCs highlight certain profile results, inform users known issues, and provide improvement recommendations. PRCs work for both hardware emulation and system runs on the FPGA.
- Streamlined Xilinx Board Installation with new command line utility: xbinst.
- xocc: Command line compiler similar to gcc for the creation of FPGA programming binaries.
 - Allows parallel compilation of kernels using all cores on the developer workstation.
 - Allows parallel compilation of kernels using Isf cluster job dispatch.
 - Link stage allows users to customize mix of kernels in FPGA programming binary.

- Link stage enables the insertion of RTL based kernels in a Makefile based environment.
 - Xilinx command line compiler (xocc) also has a simple mode where compile and link stages are combined into a single command sequence as is the case with gcc.
 - Debug support
 - Integrated debug flow using GDB for host code.
 - Ability to set breakpoints in OpenCL kernel code in CPU emulation flow.
 - printf support in all development flows: CPU emulation, hardware emulation and while executing kernel in hardware.
 - Host application profiling in all development flows. Profiling report includes API calls, kernel execution, data transfer, top ten kernel execution, top ten buffer writes and top ten buffer reads.
 - Ctrl-C support to terminate applications running on the Alpha Data card
- **Language Support**
 - OpenCL Installable Client Driver (ICD).
 - OpenCL 2.0 pipes support for passing data between kernels.
 - Xilinx OpenCL pipes extension supports blocking read and write for passing data between pipes.
 - OpenCL 2.0 on-chip global memory for passing data between kernels.
 - RTL kernel packaging into xo kernel containers using Vivado®.
- **Device Support Archive (DSA)**
 - New *High Capacity* 2DDR DSA v3.0 for Alpha Data ADM-PCIE-KU3 Kintex UltraScale KU60 board (beta)
 - Increased fabric resources for compute units.
 - Global memory changes to volatile, between binary loads.
 - New 2DDR DSA v3.0 TUL TUL-PCIE-KU115 Kintex UltraScale KU115 board (beta)
 - PCIe Gen3x8, 2DDR
 - Higher density with SmartConnect
- **Tool and OS Requirements**
 - Vivado Lab Edition 2016.1 for programming the FPGA device on the programming computer
 - RedHat Enterprise Linux or CentOS 6.4-6.7 64-bit
 - The following packages must be installed on the host machine.
 - `$sudo yum install gcc`

- \$sudo yum install kernel-devel
- \$sudo yum install glibc.i686 glibc.x86_64

- **Beta Feature**

- OpenCL runtime supports Power8 architecture for executing OpenCL, C, and C++ applications on FPGA boards compiled with SDAccel.
- OpenCL runtime has been enhanced to support multiple devices with single host applications.
- IDE with debug, profiling and application trace view.
 - Eclipse based IDE with support for integrated GDB for debug.
 - Host code debug in all three flows (CPU emulation, Hardware emulation and in hardware)
 - Kernel debug in CPU emulation flow
- Profiling reports for application optimization in all three flows with increased information and accuracy from CPU emulation to execution on hardware.
- Application timeline trace provides a holistic view of memory transfers between the host and the device as well as between kernel compute units and device global memory.
 - Enables you to quickly pinpoint data transfer bottlenecks and discover inefficient memory access patterns.
 - Enables you to analyze the impact of concurrent operation of multiple compute units on system performance.
- Half precision floating-point data type support.
- DSA creation through Vivado® IP Integrator.
- Kernels defined from RTL sources in the SDAccel script based mode. This capability is not available in the GUI based flow.

- **Support and Documentation**

- SDAccel user Forums: <https://forums.xilinx.com/t5/SDAccel/bd-p/SDx>
- SDAccel Documentation: <http://www.xilinx.com/support/documentation-navigation/development-tools/software-development/sdaccel.html>
- SDAccel Open Source Examples: <https://github.com/Xilinx/SDx/tree/master/Examples/SDAccel>
- FAQ and Known issues: <https://forums.xilinx.com/t5/SDAccel/FAQ-and-Information/td-p/678389>

- **Known Issues**

- SDAccel Installation Known Issues

- Setup script does not add all High Level Synthesis (HLS) simulation libraries.

Solution: Manually add missing libraries.

```
<SDACCEL_INSTALL_DIR>/Vivado_HLS/HEAD/lnx64/tools/opencv  
<SDACCEL_INSTALL_DIR>/Vivado_HLS/HEAD/lnx64/tools/fpo_v6_1  
<SDACCEL_INSTALL_DIR>/Vivado_HLS/HEAD/lnx64/tools/fpo_v7_0  
<SDACCEL_INSTALL_DIR>/Vivado_HLS/HEAD/lnx64/tools/fft_v9_0  
<SDACCEL_INSTALL_DIR>/Vivado_HLS/HEAD/lnx64/tools/fir_v7_0  
<SDACCEL_INSTALL_DIR>/Vivado_HLS/HEAD/lnx64/tools/dds_v6_0
```

- Device Support Archive (DSA) Known Issues
 - Maximum number of compute units is limited to 10.
 - In certain cases, the Alpha Data ADM-PCIE-7V3 and ADM-PCIE-KU3 FPGA card may not link up in the PCIe Gen3x8 configuration. This is due to a known errata regarding Avago Technologies ExpressLane™ PEX 8747 (rev CA) PLX technology Gen 3 PCIe switch. The errata of PEX 8747 (rev CA) links up with Xilinx PCIe endpoint as Gen1 x8 instead of Gen3 x8. An eeprom upgrade is required for the PLX switch which customers should be able to obtain directly from Avago Technologies. A Confidential Disclosure Agreement (CDA) may need to be signed for obtaining the patch.
- OpenCL Compiler Known Issues
 - A `struct` type argument of kernel function cannot contain vector or array type member field.
- Emulation Flow Known Issues
 - Emulation fails with symbol lookup error:
./shared0: undefined symbol: _Z13native_divideff for CPP applications
Solution: Wrap the entire top function with extern "C" {...}

Availability

To learn more about the SDAccel development environment, visit www.xilinx.com/sdaccel where you will find [QuickTake video tutorials](#), documentation and links to the SDAccel Development Environment-qualified Alliance members. To access the capabilities of the SDAccel Development Environment, please contact your [local sales representative](#).

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including



your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>. © Copyright 2012 - 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.