Vivado IP Release Notes
This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.
发布者: AMD
The Floating-Point Operator IP gives users the ability to rapidly and easily generate custom operators that can be targeted to any of the latest AMD FPGA Platforms.
The extended dynamic range and precision offered by floating-point arithmetic is quickly becoming a requirement in numerous signal processing algorithms that are being used in graphics, advanced wireless communications, instrumentation, industrial control, audio and medical imaging applications. This growing use of floating-point arithmetic places a requirement for area efficient and high performance solutions on hardware engineers of today.
The AMD Floating-Point Operator IP provides this solution, giving users the ability to rapidly and easily generate custom operators that can be targeted to any of the latest AMD FPGA and SoC Platforms. The IP provides all the necessary IEEE compliant, highly parameterizable floating-point arithmetic operators, allowing engineers to control the fraction and exponent word lengths, as well as the latency and implementation specifics for their algorithm.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.