UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20505

Config - What is the default frequency of CCLK?

描述

What is the default frequency of CCLK when the FPGA is set to master mode?

解决方案

CCLK starts at around 2 MHz before it switches to a faster frequency based on the BitGen option "Configuration Rate."
AR# 20505
日期 12/15/2012
状态 Active
Type 综合文章
的页面