We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23592

11.1 EDK - How do I include Verilog header files for my custom Verilog IP?


The "psf_rm.pdf" file does not have any information on how I can incorporate Verilog header files for my custom IP in the PAO file.


Do not add the header file information to the PAO file. To add a header file, use the `include directive in the Verilog files that make use of the objects found in the header file. 


Note: There is a limitation in the Import Peripheral Wizard if you are using it to import the custom IP. 

The wizard cannot recognize the relative path of the header file, so an absolute path must be used. 

For example, use the following: 


"`include D:\xxxx\xxxx\custom_ip_v1_01_a\hdl\verilog\header.v" 


After you have finished importing your IP, you must modify the `include back to relative path and copy the header file to the "hdl/verilog" directory manually.

AR# 23592
日期 06/25/2014
状态 Active
Type 综合文章
  • EDK - 10.1 sp2
  • EDK - 10.1
  • EDK - 10.1 sp1
  • More
  • EDK - 10.1 sp3
  • EDK - 11.1
  • EDK - 11.2
  • EDK - 11.3
  • EDK - 11.4
  • EDK - 11.5
  • EDK - 12.1
  • EDK - 12.2
  • EDK - 12.3
  • EDK - 12.4
  • EDK - 13.1
  • Less