AR# 32707: 12.1 Timing Analyzer - IODELAY Min, Maximum Delay information
12.1 Timing Analyzer - IODELAY Min, Maximum Delay information
The Virtex-5 FPGA data sheet mentions to look at the Timing Analyzer report for the calculation part of the delay in relation to IODELAY block. However, the same delay information in the speed print indicates that the MIN delay is more than the MAX delay. Why the discrepancy?
True, the speed print actually mentions that the MIN delay is larger than the MAX delay.MIN delay adjusts hold time, whereas, MAX delay adjusts setup time.The speed file manipulates the delay values to ensure that the implementation tools match what is characterized in the hardware.