AR# 35248: MIG v3.4 Virtex-5 FPGA - All VHDL Example Design outputs using Synplify flow will fail in hardware
MIG v3.4 Virtex-5 FPGA - All VHDL Example Design outputs using Synplify flow will fail in hardware
Virtex-5 FPGA VHDL Example Designs output by MIG v3.4 do not function in hardware when synthesized using Synplicity. This is as a result of an issue in which the Synplicity tool does not initialize the BRAM that stores the Example Design address and command properly. Because the BRAM is not initialized, there is no data driven by the testbench. This affects all Virtex-5 FPGA MIG Example Designs output for the VHDL/Synplicity flow.
To work around this issue:
Generate the Example Design in Verilog and run the design through the Synplicity flow, or
Generate the VHDL design for the XST flow and rerun using XST