AR# 35260

|

MIG Virtex-6 DDR2/DDR3 - Clocking and Reset

描述

This section of the MIG Design Assistant will guide you to details on the clocking and reset for the Virtex-6 DDR3/DDR2 designs. Please select from the below options to find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243) The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

(Xilinx Answer 35242) - Clock Requirements

  • Includes information on the design's clocking scheme as well as changing the input clock frequency
(Xilinx Answer 33268) - Sharing MMCMs

链接问答记录

相关答复记录

AR# 35260
日期 12/15/2012
状态 Active
Type 综合文章
器件 More Less
IP
People Also Viewed