Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243) The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.
(Xilinx Answer 35242) - Clock Requirements
Answer Number | 问答标题 | 问题版本 | 已解决问题的版本 |
---|---|---|---|
33268 | MIG Virtex-6 DDR2/DDR3 - Is it possible to combine MMCMs to save MMCM resources in multi-controller designs? | N/A | N/A |
35242 | MIG Virtex-6 DDR2/DDR3 - Clock Requirements and Modifying the Input Clock Frequency | N/A | N/A |