We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36350

12.1 EDK - How are the block RAM instantiated in the EDK BRAM_Block?


I have connected port A of the BRAM Block to PLB bus via xps_bram_if_cntlr, and made the port B external. The address for the BRAM Block is 32-bit.
How do I know which bits of the address bus I should use to access the block RAM?


After PlatGen, a BRAM block HDL file is created in the\hdl\elaborate directory. It shows how the block RAM primitives are instantiated and how the ports are connected.
For example,for aBRAM Block with a 32-bit data width, the address bit 30 and 31 would not be used.
AR# 36350
日期 12/15/2012
状态 Active
Type 综合文章
Tools More Less