UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36642

Virtex-6 System Monitor - Maximum DCLK frequency revised down to 80 MHz

描述

The initial specification for the DCLK was 250 MHz. This has been revised down to 80 MHz.

解决方案

The maximum conversion rate of the System Monitor is still 200 ksPs because the ADCCLK is still 5.2 MHz.

The ADCCLK = DCLK / DCLK Divisior (the DCLK divisor is set in the Config Reg #2).

The effect of violating the maximum DCLK of 80 MHz is that it can result in a race condition in the System Monitor logic which results in incorrect readings. The problem occurs at temperatures between 55 C and 80 C only.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34565 有关 Virtex-6 FPGA 设计咨询的主要答复记录 N/A N/A
AR# 36642
日期 05/20/2012
状态 Active
Type 设计咨询
器件 More Less
的页面