AR# 38087

14.x Timing - How do I analyze the input/output paths timing if I did not add OFFSET IN/OUT constraint in UCF?

描述

If I did not add OFFSET IN/OUT constraints in UCF, how do I analyze the input/output paths timing in Timing Analyzer?

解决方案

You can use one of the following ways:

  • Use "user specified paths by defining endpoints" analysis; see (Xilinx Answer 2742).
  • Use "auto-generated timing constraints" analysis. Follow these steps:
    1. In ISE, expand the tree for Implement Design -> Place and Route -> and Generate Post-Place and Route Static Timing.
    2. Double-click on Analyze Post-Place and Route Static Timing (Timing Analyzer).
    3. Select Timing -> Run Timing Analysis, and select Analysis against: auto-generated timing constraints.
    4. Use Filter by Net to narrow down your analysis.
  • Use "user specified paths by defining clock and I/O timing" analysis. Follow these steps:
    1. In ISE, expand the tree for Implement Design -> Place and Route -> and Generate Post-Place and Route Static Timing.
    2. Double-click on Analyze Post-Place and Route Static Timing (Timing Analyzer).
    3. Select Timing -> Run Timing Analysis, and select Analysis against: user specified paths by defining clock and I/O timing.
    4. Specify the requirements you want to add to the design.
    5. Use Filter by Net to narrow down your analysis.
AR# 38087
日期 12/15/2012
状态 Active
Type 综合文章
Tools More Less