AR# 38215

Design Assistant for XST Help resolving "HDLCompiler:91:Signal missing in the sensitivity list is added for synthesis purposes." warnings

描述

Refer to this Answer Record for help resolving a "HDLCompiler:91:Signal missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result." warning.

Note: This Answer Record is a part of the Xilinx Solution Center for XST (Xilinx Answer 38927). The Xilinx Solution Center for XST is available to address all questions related to XST. Whether you are starting a new design or troubleshooting a problem, use the Solution Center for XST to guide you to the right information.

解决方案

This message appears when the signal is missing in the sensitivity list and where as it is added to the sensitive list for synthesis purpose. Hence, the HDL and the post simulations might differ.

WHAT NEXT:

Add the corresponding signal to the sensitivity list, and re-run XST.

EXAMPLE:

Consider the following RTL:

module top (din, clk, rst, out);
input din;
input clk;
input rst;
output out;

reg temp_reg;
reg OutData;

always @(posedge clk, posedge rst) begin
if(rst)
OutData <= temp_reg;
else
OutData <= din;
end

assign out = OutData;
endmodule

'temp_reg' is not present in the sensitivity list and its value is being read in the always block, thismight result inincorrect logic creation andincorrect simulations of HDL. Adding temp_reg resolves this issue.

本答复记录是否对您有帮助？

链接问答记录

主要问答记录

Answer Number	问答标题	问题版本	已解决问题的版本
38927	面向 XST 的 Xilinx 解决方案中心	N/A	N/A

相关答复记录

Answer Number	问答标题	问题版本	已解决问题的版本
40379	Design Assistant for XST Help understanding the XST report to resolve errors\warnings	N/A	N/A

AR# 38215
日期	12/15/2012
状态	Active
Type	综合文章
器件	Virtex-4 FX Virtex-4 LX Virtex-4 QPro/R Virtex-4 SX Virtex-5 FXT Virtex-5 LX Virtex-5 LXT Virtex-5 SXT Virtex-5 TXT Virtex-5Q Virtex-5QV Virtex-6 CXT Virtex-6 HXT Virtex-6 LX Virtex-6 LXT Virtex-6 SXT Virtex-7 More Less
Tools	ISE Design Suite - 11.1 ISE Design Suite - 11.2 ISE Design Suite - 11.3 ISE Design Suite - 11.4 ISE Design Suite - 11.5 ISE Design Suite - 12.1 ISE Design Suite - 12.2 ISE Design Suite - 12.3 ISE Design Suite - 13.1 More Less

AI 推断加速

汽车

广播与专业 A/V

消费电子

数据中心

仿真与原型设计

工业

保健/医疗

测试和测量

有线 / 无线通信

器件

评估板与套件

加速器

以太网适配器

软件开发工具

软件开发资源

硬件开发工具

硬件开发资源

嵌入式开发

核心技术

技术支持

服务

公司简介

合作伙伴

联系我们

Your cart is empty

AR# 38215

Design Assistant for XST Help resolving "HDLCompiler:91:Signal missing in the sensitivity list is added for synthesis purposes." warnings

描述

解决方案

链接问答记录

主要问答记录

相关答复记录

关于 Xilinx

新闻与活动

媒体与社区

产品支持

合作伙伴与投资者