UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38368

Spartan-6 FPGA MCB - Why are the RZQ and ZIO pins swapped when migrating from MIG v3.4 to v3.5?

Description

In MIGv3.5 and later version, the default RZQ and ZIO pins are swapped from previous releases.

If I change the pins back to the MIGv3.4 recommendations or change to other pins LOC options, MIG will show the warning: "The selected design's timing has not been verified with non-default RZQ/ZIO locations".

What is needed to ensure timing is met?

解决方案

PIN locations from all versions satisfy the MIG requirements for RZQ and ZIO pins.

MIG v3.5 and later version pin recommendation have shown to give better results in terms of timing margin and SI simulation.

It is recommended to use the new pin locations.

However, as long as timing is met and the pin requirements for RZQ and ZIO are satisfied, the pins can be moved.

Version History:
9/4/2014 - Initial Release

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34055 MIG Spartan-6 FPGA MCB - What are the requirements for the RZQ and ZIO pins? N/A N/A
AR# 38368
创建日期 09/30/2010
Last Updated 09/04/2014
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
  • Spartan-6 LXT
Tools
  • ISE Design Suite
IP
  • MIG