UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38814

12.4/13.4/14.7 MAP - IOB register is removed after turnning on global optimization

Description


I manually replicate a register and apply the "equivalent_register_removal" attribute in HDL code to prevent trimming. 

With an IOB=true constraint in UCF, the duplicated register can be packed into OLOGIC successfully.

However, after setting -global_opt to "area" and enabling "retiming", I cannot find this register in FPGA Editor.

Why is it removed?

How can I keep it in IOB?

解决方案


There is a property called "Equivalent Register Removal" in MAP which is only available when the Global Optimization property is set to True.

The optimization caused by the option "Equivalent Register Removal" is Equivalence Removal.

When this property is set to True (by default), any registers with redundant functionality are examined to see if their removal will increase clock frequencies.

You can open the Physical Synthesis Report (*.psr) to view optimization details.

If you would like to disable the removal, uncheck this property in MAP.

AR# 38814
创建日期 10/28/2010
Last Updated 09/10/2014
状态 Active
Type 综合文章
器件
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 QPro/R
  • More
  • Virtex-4 SX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Spartan-6 LX
  • Spartan-6 LXT
  • Less
Tools
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • More
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 13
  • ISE Design Suite - 14
  • Less