UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38913

DCI Cascading - Can there be more than one master bank in a column?

Description

Can there be more than just one master bank in a column?

解决方案

Yes, there can be more than one master/slave combination per column.

There needs to be a DCI_CASCADE XDC/UCF constraint for each master/slave grouping. 

For example, for a given device, if banks 11, 12, 13, 14 , and 15 are adjacent banks in one column and banks 11, 12 and 13 are compatible (meaning they have the same VCCO, VREF and adhere to DCI I/O banking compatibility rules), but banks 14 and 15 do not (but are compatible with each other), then banks 11, 12 and 13 can be one master/slave grouping and banks 14 and 15 can be another master slave grouping.

XDC

set_property dci_cascade {11} [get_iobanks 12 13]
set_property dci_cascade {14} [get_iobanks 15]

UCF

CONFIG DCI_CASCADE = "11 12 13";
CONFIG DCI_CASCADE = "14 15";

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
47499 SelectIO Design Assistance - Setting up on-chip termination in software N/A N/A
AR# 38913
日期 04/05/2017
状态 Active
Type 综合文章
器件
  • Virtex-5 LX
  • Virtex-5 FXT
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
的页面