UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40092

Design Assistant for XST - Help with IOB Registers

描述

Please refer to this answer record for help with IOB Registers.

Note: This Answer Record is a part of the Xilinx Solution Center for XST (Xilinx Answer 38927). The Xilinx Solution Center for XST is available to address all questions related to XST. Whether you are starting a new design or troubleshooting a problem, use the Solution Center for XST to guide you to the right information.

解决方案

There are registers in the IOB or IOLOGIC structures. The input register (register connected to the input pad) and output register (register connected to the output pad) can be packed into IOB or IOLOGIC. The IOB registers have the minimal routing delay to the I/O pads and provide fixed setup and clock-to-out times. So, using IOB register helps to improve the input/output timing performance. However, it may negatively affect the internal timing because the routing delays to internal logic can be lengthened.


The IOB constraint of XST controls the IOB register usage in Synthesis process. The default value of IOB constraint is auto, which means XST takes into account timing constraints and automatically decides to push or not to pushregisters into IOBs.It can beapplied globally or specifically to an entity, module or register. For help applying XST constraints, please refer to Xilinx Answer39749.


There are some restrictionswhich prevent registers from being packed into IOB/IOLOGIC:

  • The register must be connected to an I/O buffer to be eligible for the I/O component pack. Output flip-flops should drive only the output buffer since there is no resource to allow the register to drive back out into the fabric.
  • The register's control signals must be compatible with the control signals of other registers in the I/O component.
  • If the I/O register is in a different hierarchy than the rest of the I/O logic, the I/O register pack can be blocked by KEEP HIERARCHY constraints.
  • A KEEP net constraint on the net between the I/O register and I/O buffer can prevent the I/O component pack.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
38927 面向 XST 的 Xilinx 解决方案中心 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
40085 Design Assistant for XST - Performance Considerations N/A N/A
AR# 40092
日期 12/15/2012
状态 Active
Type 综合文章
的页面