UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40207

13.1 EDK, AXI Interconnect - ERROR:EDK:3900 - Interconnect does not support downsizing directly from 1024-bit

描述

When connecting a 1024-bit AXI master to a 32-bit interconnect, the following error occurs:

ERROR:EDK:3900 - issued from TCL procedure "sys_drc_downsize_ratio" line 15
axi4_0 (axi_interconnect) -
Interconnect does not support downsizing directly from 1024-bit (SI slot 2) to 32-bit (interconnect native width).

How do I work around this limitation?

解决方案

This limitation can be avoided by configuring the AXI Interconnect to have a data width greater that 32-bits. This setting can be found in the General tab of the AXI Interconnect GUI as Interconnect Data Width. An MHS example would be:

PARAMETER C_INTERCONNECT_DATA_WIDTH = 64

The AXI Interconnect data sheet will note this limitation starting in EDK 13.2.
AR# 40207
日期 01/27/2011
状态 Active
Type 错误信息
Tools
  • EDK - 13.1
IP
  • AXI Interconnect
的页面