UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40464

Virtex-6 FPGA Integrated Block for PCI Express - PIO_RX_ENGINE.vhd does not accept 64-bit addressable memory writes

描述

Version Found: v2.2
Version Resolved and other Known Issues: See (Xilinx Answer 45723).

Due to a mistake in the PIO_RX_ENGINE.vhd file, the PIO example design does not accept 64-bit addressable memory writes. This is an issue only in the VHDL version.

解决方案

To fix this, look for theRX_MEM_WR64_FMT_TYPE state and remove the line assigning m_axis_rx-tready_int to 0. It is the line stating:

m_axis_rx_tready_int <= '0' after TCQ;

Change:

when RX_MEM_WR64_FMT_TYPE =>
m_axis_rx_tready_int <= '0' after TCQ;
if (m_axis_rx_tdata(9 downto 0) = "0000000001") then
state <= PIO_64_RX_MEM_WR64_DW1DW2 after TCQ;
else
state <= PIO_64_RX_RST_STATE after TCQ;
end if;


To:

when RX_MEM_WR64_FMT_TYPE =>
if (m_axis_rx_tdata(9 downto 0) = "0000000001") then
state <= PIO_64_RX_MEM_WR64_DW1DW2 after TCQ;
else
state <= PIO_64_RX_RST_STATE after TCQ;
end if;



Revision History
01/18/2012 - Updated; added reference to 45723
03/01/2011 - Initial Release


NOTE: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
45723 Virtex-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface Versions N/A N/A
AR# 40464
日期 05/20/2012
状态 Active
Type 已知问题
器件
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-6Q
  • Less
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )
的页面