'. ERROR: Invalid value for 'nets'"">


We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40811

13.1 ChipScope, PlanAhead - "WARN: [HD-Tcl 3] No nets matched ''. ERROR: Invalid value for 'nets'"


When I open the netlist design and use the "Set up ChipScope Wizard" in the PlanAhead tool to add a debug core and probe a net, the operation fails. I see warnings and errors similiar to the following:

"connect_debug_port cs_ila_0_0/TRIG0[get_nets -match_style ucf {module_name\/net_name} ]
WARN: [HD-Tcl3] No nets matched ' module_name\/net_name'.
ERROR: Invalid value for 'nets'"

What is the issue here and how do I work aroundit?


The issue is that for flattened designs, net names returned by netlist find operations have a backslash '\' escape character before each hierarchical separator (e.g., 'module_name\/net_name'. This syntax is currently incompatible with the get_nets command when match_style is set to 'ucf'.

There are two work-arounds for this issue:

  • Change the netlist_hierarchy attribute to rebuilt before running Synthesis
  • Edit the failing Tcl command to change "-match_style ucf" to "-match_style sdc".
This issue is scheduled to be resolved in ISE Design Suite 13.2.



Answer Number 问答标题 问题版本 已解决问题的版本
40485 13.x ChipScope Pro - Known Issues for the ChipScope Pro 13.x Software N/A N/A
AR# 40811
日期 12/15/2012
状态 Active
Type 综合文章
  • ChipScope Pro - 13.1
  • PlanAhead - 13.1
  • ChipScope ILA