We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44942

Virtex-7, Kintex-7, Artix-7 FPGA Configuration - BUSY Pin Removal


The BUSY pin no longer exists in the Virtex-7 FPGA, Kintex-7 FPGA, and Artix-7 FPGAfor the SelectMap interface. Also, the Internal Configuration Access Port (ICAPE2) component no longer includes the BUSY pin.


The BUSY pin was removedbecause it is used only during readback for previous Virtex family. Starting with the7 series, readback data is valid deterministically three clock cycles after the configuration interface pin, or CS, is asserted during readback.
AR# 44942
日期 02/15/2013
状态 Active
Type 综合文章
器件 More Less