We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45245

13.3 XST - Verific Parser save net attribute prevents SRL inference even if value is "false"


The 13.3 XST Verific Parser still prevents SRL inference even if the Save net attribute is set to "false".

This happens when -use_new_parser is set to "yes" while targeting a Virtex-5 device.The old XST parser is able to infer SRLs when the save net attribute is set to "false".


This is a known issue in the new parser.

To work around this problem, comment out the save net attribute declarations within the HDL code.

AR# 45245
日期 02/19/2013
状态 Active
Type 已知问题
  • ISE Design Suite - 13.3