We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46624

AXI Bridge for PCI Express - Using Root Port configuration a packet that does not actually target the BAR can be passed to the AXI Memory Mapped Bridge


Version Found: 1.02.a
Version Resolved and other Known Issues: see (Xilinx Answer 44969)

When operating in Root Port mode, if an incoming TLP misses the BAR, it will still be passed to the AXI MM bridge. However, the bridge does not correctly identify that the TLP did not hit the BAR, and thisresults in the possibility of a corrupted read or write address on the TLP.


It is unusual to receive a TLP with an incorrect address in a real system, so the likelihood ofof experiencing this issue is low.

This issue is fixed in v1.03a which will be released in ISE 14.1 software.Prior to ISE 14.1 release, if this issue is a concern, please open a case with Xilinx support and refer to this answer record.

Revision History
03/05/2012 - Corrected link to version resolved AR.
03/05/2012 - Initial Release

NOTE:The "Version Found" columnlists the version in which the problem was firstdiscovered. The problem might also exist in earlier versions, but no specific testing has been performedto verify earlier versions.




Answer Number 问答标题 问题版本 已解决问题的版本
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 46624
日期 05/20/2012
状态 Active
Type 已知问题
  • AXI PCI Express (PCIe)