UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Designs using TX and/or RX buffer bypass need to have these attributes updated for simulation as well as hardware.
TXPH_CFG | 16'h0780 |
TXPHDLY_CFG | 24'h084020 |
TXDLY_CFG | 16'h001F |
TXDLY_LCFG | 9'h030 |
TXDLY_TAP_CFG | 16'h0000 |
RXPH_CFG | 24'hC00002 |
RXPHDLY_CFG | 24'h084020 |
RXDLY_CFG | 16'h001F |
RXDLY_LCFG | 9'h030 |
RXDLY_TAP_CFG | 16'h0000 |
Answer Number | 问答标题 | 问题版本 | 已解决问题的版本 |
---|---|---|---|
47852 | 7 Series FPGAs GTP Transceivers - Known Issues and Answer Record List | N/A | N/A |
AR# 47492 | |
---|---|
日期 | 03/06/2013 |
状态 | Active |
Type | 综合文章 |
器件 |
|