UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50664

14.1 Zynq - PL power-off support (independent from PS) on the ZC702 board

描述

Can I power-off the PL while maintaining the PS functionality on the ZC702 board?

解决方案

No, this is not possible on ZC702 boards (rev. C, rev. D, rev. 1.0 and 1.1)

The Zynq-7000 EPP split power domain scheme provides you with the flexibility to save power by using the programmable logic only when needed by your system. 

The PS can use the PMBUS to access the POWER controllers and power-off the PL power supplies (VCCINT, VCCBRAM, VCCAUX, VADJ and VCC2v5_PL). 

The problem is that on the ZC702, VCCAUX is connected to VCC1v8 which provides power to U65 which outputs the PS_CLK.

If VCCAUX is set to 0 (sending the appropriate command to U32 over the PMBUS) then VCC1v8 also goes to 0, PS_CLK disappears and the PS loses functionality.

 

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
52512 Xilinx Zynq-7000 AP SoC 解决方案中心 N/A N/A
AR# 50664
日期 11/08/2017
状态 Active
Type 综合文章
器件
  • Zynq-7000
Tools
  • EDK - 14.1
Boards & Kits
  • Zynq-7000 SoC ZC702 Evaluation Kit
的页面