UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50696

MIG 7 Series - Unable to run the memory clock frequency at 533 MHz using a 200 MHz input clock

描述

Version Found: v1.4
Version Resolved and other Known Issues: See (Xilinx Answer 45195).

MIG 7 series GUI would not allow users to run their memory clock frequency at 533 MHz using a 200 MHz input clock even though this does not violate any of the input clocking guidelines defined in (Xilinx Answer 40603).

解决方案

This should be possible and can be done by manually setting the following PLL parameters:

CLKFBOUT_MULT_F (M) =16
DIVCLK_DIVIDE (D) =3
CLKOUT_DIVIDE (O) =2

Revision History
7/25/2012 - Initial release of AR
AR# 50696
日期 10/11/2012
状态 Active
Type 已知问题
器件
  • Virtex-7
  • Kintex-7
  • Artix-7
IP
  • MIG 7 Series
的页面