AR# 50698

MIG 7 Series DDR3/DDR2 - Some configurations fail to meet timing due to logic not being placed properly

描述

Version Found: v1.5
Version Resolved and other Known Issues: See (Xilinx Answer 45195).

In some MIG 7 series DDR3/DDR2 configurations, some logic is not being placed within the correct clock region.

This causes excessive net delay going to some of the hard blocks (for example OUT_FIFO).

解决方案

This is an issue related to the placement algorithm and not to the MIG design itself.

To work around the issue, the user can manually set AREA_GROUP constraints to force the placer to place the logic within the same clock region, or the following environment variable can be set:

PL_DLYPENALTY=1500

For instructions on how to set up an environment variable please refer to (Xilinx Answer 11630).

本答复记录是否对您有帮助？

AR# 50698
日期	08/13/2014
状态	Active
Type	已知问题
器件	Kintex-7 Artix-7 Virtex-7
IP	MIG 7 Series

的页面

AR# 50698

MIG 7 Series DDR3/DDR2 - Some configurations fail to meet timing due to logic not being placed properly

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx