Why do I see an error in simulation when using the example test bench in the 14.2 tools?
The behavioral model wrapper for Floating Point Operator v5.0 fails to compile for combinatorial core configurations.
Example ModelSim error message:
This is a known issue with zero latency core configurations.
To work around this issue, use the structural VHDL simulation model for the core.
For details of how to select this option, see the CORE Generator documentation.
An alternative work-around is to modify the behavioral model wrapper to add a dummy CLK port tied Low.
In the component declaration in the wrapper file, add the following line:
For a detailed list of LogiCORE Floating Point Operator Release Notes and Known Issues, see (Xilinx Answer 29598).