You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Initiator, Target v4.17 for PCI - Simulation fails with " ERROR: Master Abort" in IUS
I am using the LogiCORE IP Initiator, Target v4.17 for PCI core.
When simulating this core in IUS with an ISE flow, it fails with an "ERROR: Master Abort" message.
This is a known issue in IUS for Virtex-5 architecture with an ISE 14.2 flow.
The issue does not exist in ModelSim.
- 64-bit Initiator/Target for PCI
- 32-bit Initiator/Target for PCI